{"id":"https://openalex.org/W2423900554","doi":"https://doi.org/10.1109/siu.2016.7495709","title":"Implementation of edge dependent interpolation based de-interlacer on FPGA","display_name":"Implementation of edge dependent interpolation based de-interlacer on FPGA","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2423900554","doi":"https://doi.org/10.1109/siu.2016.7495709","mag":"2423900554"},"language":"en","primary_location":{"id":"doi:10.1109/siu.2016.7495709","is_oa":false,"landing_page_url":"https://doi.org/10.1109/siu.2016.7495709","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 24th Signal Processing and Communication Application Conference (SIU)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021981854","display_name":"Mehmet Ali \u00c7avu\u015flu","orcid":"https://orcid.org/0000-0002-8736-3845"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mehmet Ali Cavuslu","raw_affiliation_strings":["KO\u00c7 Bilgi ve Savunma Teknolojileri A.\u015e., Ankara, T\u00fcrkiye"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"KO\u00c7 Bilgi ve Savunma Teknolojileri A.\u015e., Ankara, T\u00fcrkiye","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002474269","display_name":"Fuat Karakaya","orcid":"https://orcid.org/0000-0002-9787-0859"},"institutions":[{"id":"https://openalex.org/I198265615","display_name":"Ni\u011fde \u00d6mer Halisdemir \u00dcniversitesi","ror":"https://ror.org/03ejnre35","country_code":"TR","type":"education","lineage":["https://openalex.org/I198265615"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Fuat Karakaya","raw_affiliation_strings":["Omer Halisdemir Universitesi, Nigde, TR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Omer Halisdemir Universitesi, Nigde, TR","institution_ids":["https://openalex.org/I198265615"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5097540856","display_name":"Alisan Balkoca","orcid":null},"institutions":[{"id":"https://openalex.org/I4210103784","display_name":"Small and Medium Enterprises Development Organization","ror":"https://ror.org/025rbqk82","country_code":"TR","type":"government","lineage":["https://openalex.org/I4210103784"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Alisan Balkoca","raw_affiliation_strings":["Ka\u011f\u0131tsoka\u011f\u0131 ArGe, Ankara, T\u00fcrkiye"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ka\u011f\u0131tsoka\u011f\u0131 ArGe, Ankara, T\u00fcrkiye","institution_ids":["https://openalex.org/I4210103784"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4398,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.50352205,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"189","last_page":"192"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11105","display_name":"Advanced Image Processing Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7887047529220581},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7551077604293823},{"id":"https://openalex.org/keywords/interlacing","display_name":"Interlacing","score":0.7541342377662659},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.7213802933692932},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6832289695739746},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5927289724349976},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42834410071372986},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4272809624671936},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.36768239736557007},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3503384590148926},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.2538481652736664},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14791107177734375},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.13043135404586792}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7887047529220581},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7551077604293823},{"id":"https://openalex.org/C95439218","wikidata":"https://www.wikidata.org/wiki/Q1666173","display_name":"Interlacing","level":2,"score":0.7541342377662659},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.7213802933692932},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6832289695739746},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5927289724349976},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42834410071372986},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4272809624671936},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.36768239736557007},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3503384590148926},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.2538481652736664},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14791107177734375},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.13043135404586792},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/siu.2016.7495709","is_oa":false,"landing_page_url":"https://doi.org/10.1109/siu.2016.7495709","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 24th Signal Processing and Communication Application Conference (SIU)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2011845778","https://openalex.org/W2098755842","https://openalex.org/W2105802187"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W4297665406","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W1998512593","https://openalex.org/W2108577256"],"abstract_inverted_index":{"Interlacing":[0],"technique":[1],"aims":[2],"to":[3,18,45,75],"lower":[4],"the":[5,14,25,84],"costs":[6],"of":[7,22,32,40,70,83],"high":[8],"definition":[9],"video":[10],"systems":[11],"by":[12,50],"reducing":[13],"data":[15,72],"amount":[16],"sent":[17,44],"receiver":[19,26,46],"unit.":[20],"Regeneration":[21],"image":[23],"at":[24],"unit":[27,47],"is":[28,48,58,87],"an":[29],"important":[30],"point":[31],"interlacing":[33],"method.":[34,55],"In":[35],"this":[36,90],"study,":[37],"regeneration":[38],"(de-interlacing)":[39],"frames":[41],"that":[42,86],"are":[43],"implemented":[49,59],"using":[51,60],"edge":[52],"dependent":[53],"interpolation":[54],"The":[56,66],"method":[57,67],"VHDL":[61],"on":[62],"Altera":[63],"Cyclone-II":[64],"FPGA.":[65],"avoids":[68],"reading":[69],"redundant":[71],"which":[73],"yields":[74],"reduced":[76],"operation":[77],"time.":[78],"Implementation":[79],"occupies":[80],"only":[81],"%3":[82],"FPGA":[85],"used":[88],"in":[89],"study.":[91]},"counts_by_year":[{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}