{"id":"https://openalex.org/W4308067463","doi":"https://doi.org/10.1109/sips55645.2022.9919213","title":"Co-optimizing Dataflow Graphs and Actors with MLIR","display_name":"Co-optimizing Dataflow Graphs and Actors with MLIR","publication_year":2022,"publication_date":"2022-11-02","ids":{"openalex":"https://openalex.org/W4308067463","doi":"https://doi.org/10.1109/sips55645.2022.9919213"},"language":"en","primary_location":{"id":"doi:10.1109/sips55645.2022.9919213","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips55645.2022.9919213","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE Workshop on Signal Processing Systems (SiPS)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070993956","display_name":"Pedro Ciambra","orcid":null},"institutions":[{"id":"https://openalex.org/I181391015","display_name":"Universidade Estadual de Campinas (UNICAMP)","ror":"https://ror.org/04wffgt70","country_code":"BR","type":"education","lineage":["https://openalex.org/I181391015"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Pedro Ciambra","raw_affiliation_strings":["Institute of Computing, University of Campinas (UNICAMP),Campinas,Brazil","Institute of Computing, University of Campinas (UNICAMP), Campinas, Brazil"],"affiliations":[{"raw_affiliation_string":"Institute of Computing, University of Campinas (UNICAMP),Campinas,Brazil","institution_ids":["https://openalex.org/I181391015"]},{"raw_affiliation_string":"Institute of Computing, University of Campinas (UNICAMP), Campinas, Brazil","institution_ids":["https://openalex.org/I181391015"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073477066","display_name":"Mickacl Dardaillon","orcid":null},"institutions":[{"id":"https://openalex.org/I4210100151","display_name":"Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique","ror":"https://ror.org/013q33h79","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I28221208","https://openalex.org/I4210095849","https://openalex.org/I4210100151","https://openalex.org/I56067802","https://openalex.org/I97188460"]},{"id":"https://openalex.org/I28221208","display_name":"Institut National des Sciences Appliqu\u00e9es de Rennes","ror":"https://ror.org/04xaa4j22","country_code":"FR","type":"education","lineage":["https://openalex.org/I28221208"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Mickacl Dardaillon","raw_affiliation_strings":["IETR,INSA Rennes,Rennes,France","INSA Rennes, IETR, Rennes, France"],"affiliations":[{"raw_affiliation_string":"IETR,INSA Rennes,Rennes,France","institution_ids":["https://openalex.org/I28221208","https://openalex.org/I4210100151"]},{"raw_affiliation_string":"INSA Rennes, IETR, Rennes, France","institution_ids":["https://openalex.org/I28221208","https://openalex.org/I4210100151"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012041506","display_name":"Maxime Pelcat","orcid":null},"institutions":[{"id":"https://openalex.org/I4210100151","display_name":"Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique","ror":"https://ror.org/013q33h79","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I28221208","https://openalex.org/I4210095849","https://openalex.org/I4210100151","https://openalex.org/I56067802","https://openalex.org/I97188460"]},{"id":"https://openalex.org/I28221208","display_name":"Institut National des Sciences Appliqu\u00e9es de Rennes","ror":"https://ror.org/04xaa4j22","country_code":"FR","type":"education","lineage":["https://openalex.org/I28221208"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Maxime Pelcat","raw_affiliation_strings":["IETR,INSA Rennes,Rennes,France","INSA Rennes, IETR, Rennes, France"],"affiliations":[{"raw_affiliation_string":"IETR,INSA Rennes,Rennes,France","institution_ids":["https://openalex.org/I28221208","https://openalex.org/I4210100151"]},{"raw_affiliation_string":"INSA Rennes, IETR, Rennes, France","institution_ids":["https://openalex.org/I28221208","https://openalex.org/I4210100151"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066663156","display_name":"Herv\u00e9 Yviquel","orcid":"https://orcid.org/0000-0003-1214-3431"},"institutions":[{"id":"https://openalex.org/I181391015","display_name":"Universidade Estadual de Campinas (UNICAMP)","ror":"https://ror.org/04wffgt70","country_code":"BR","type":"education","lineage":["https://openalex.org/I181391015"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Herve Yviquel","raw_affiliation_strings":["Institute of Computing, University of Campinas (UNICAMP),Campinas,Brazil","Institute of Computing, University of Campinas (UNICAMP), Campinas, Brazil"],"affiliations":[{"raw_affiliation_string":"Institute of Computing, University of Campinas (UNICAMP),Campinas,Brazil","institution_ids":["https://openalex.org/I181391015"]},{"raw_affiliation_string":"Institute of Computing, University of Campinas (UNICAMP), Campinas, Brazil","institution_ids":["https://openalex.org/I181391015"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5070993956"],"corresponding_institution_ids":["https://openalex.org/I181391015"],"apc_list":null,"apc_paid":null,"fwci":0.22291724,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.50557,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9896000027656555,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.9804733991622925},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8670960068702698},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7724748849868774},{"id":"https://openalex.org/keywords/dataflow-architecture","display_name":"Dataflow architecture","score":0.6950781345367432},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6711317300796509},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5175944566726685},{"id":"https://openalex.org/keywords/compile-time","display_name":"Compile time","score":0.5147500038146973},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.46630728244781494},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.4510011076927185},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4065605401992798},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1755104959011078}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.9804733991622925},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8670960068702698},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7724748849868774},{"id":"https://openalex.org/C176727019","wikidata":"https://www.wikidata.org/wiki/Q1172415","display_name":"Dataflow architecture","level":3,"score":0.6950781345367432},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6711317300796509},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5175944566726685},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.5147500038146973},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.46630728244781494},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.4510011076927185},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4065605401992798},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1755104959011078},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sips55645.2022.9919213","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips55645.2022.9919213","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE Workshop on Signal Processing Systems (SiPS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2032571270","https://openalex.org/W4388501905","https://openalex.org/W2018965686","https://openalex.org/W2248318825","https://openalex.org/W1533244915","https://openalex.org/W1931376724","https://openalex.org/W2152943298","https://openalex.org/W2904270635","https://openalex.org/W2052545069","https://openalex.org/W4230586735"],"abstract_inverted_index":{"Dataflow":[0],"programming":[1],"is":[2],"considered":[3],"a":[4,39,56,83],"good":[5],"solution":[6],"for":[7],"the":[8,16,25,31,46,67],"implementation":[9],"of":[10,27,60],"parallel":[11],"signal":[12],"processing":[13,85],"applications.":[14],"However,":[15],"strict":[17],"separation":[18],"between":[19],"kernel":[20],"and":[21,30,54,77],"coordination":[22],"codes":[23],"limits":[24],"variety":[26],"possible":[28],"optimizations":[29],"compatibility":[32],"with":[33,45],"state-of-the-art":[34],"compiler":[35],"frameworks.":[36],"We":[37],"present":[38],"prototype":[40],"static":[41],"dataflow":[42,68],"compiler,":[43],"built":[44],"LLVM":[47],"MLIR":[48],"framework,":[49],"that":[50,63],"overcomes":[51],"these":[52],"limitations":[53],"enables":[55],"previously":[57],"impossible":[58],"combination":[59],"optimization":[61],"strategies":[62],"leverages":[64],"information":[65],"from":[66],"topology.":[69],"Initial":[70],"results":[71],"show":[72],"30%":[73],"wall":[74],"time":[75],"improvement":[76,81],"53%":[78],"memory":[79],"usage":[80],"on":[82],"video":[84],"workload.":[86]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}