{"id":"https://openalex.org/W3088334154","doi":"https://doi.org/10.1109/sips50750.2020.9195261","title":"Graph Coordination for Compact Representation of Regular Dataflow Structures","display_name":"Graph Coordination for Compact Representation of Regular Dataflow Structures","publication_year":2020,"publication_date":"2020-09-23","ids":{"openalex":"https://openalex.org/W3088334154","doi":"https://doi.org/10.1109/sips50750.2020.9195261","mag":"3088334154"},"language":"en","primary_location":{"id":"doi:10.1109/sips50750.2020.9195261","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips50750.2020.9195261","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Workshop on Signal Processing Systems (SiPS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036512274","display_name":"John McAllister","orcid":"https://orcid.org/0000-0002-4017-115X"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"John McAllister","raw_affiliation_strings":["Queen's University Belfast, Belfast, UK"],"affiliations":[{"raw_affiliation_string":"Queen's University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101910005","display_name":"Michael Davis","orcid":"https://orcid.org/0000-0002-1523-2870"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Michael Davis","raw_affiliation_strings":["Queen's University Belfast, Belfast, UK"],"affiliations":[{"raw_affiliation_string":"Queen's University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5036512274"],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":null,"apc_paid":null,"fwci":0.2356,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.49767376,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"75","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9868999719619751,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.8850317001342773},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.821666419506073},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6628459095954895},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.5077012777328491},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4813604950904846},{"id":"https://openalex.org/keywords/compile-time","display_name":"Compile time","score":0.4779493808746338},{"id":"https://openalex.org/keywords/merge","display_name":"Merge (version control)","score":0.43364018201828003},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4311799705028534},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.40535402297973633},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.3913700580596924},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.36668452620506287},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10293859243392944}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.8850317001342773},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.821666419506073},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6628459095954895},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.5077012777328491},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4813604950904846},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.4779493808746338},{"id":"https://openalex.org/C197129107","wikidata":"https://www.wikidata.org/wiki/Q1921621","display_name":"Merge (version control)","level":2,"score":0.43364018201828003},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4311799705028534},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.40535402297973633},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.3913700580596924},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.36668452620506287},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10293859243392944}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/sips50750.2020.9195261","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips50750.2020.9195261","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Workshop on Signal Processing Systems (SiPS)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/d33fc900-ab18-45c9-91c0-e71309ef82c8","is_oa":false,"landing_page_url":"https://pure.qub.ac.uk/en/publications/d33fc900-ab18-45c9-91c0-e71309ef82c8","pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"McAllister , J & Davis , M 2020 , Graph Coordination for Compact Representation of Regular Dataflow Structures . in 2020 IEEE Workshop on Signal Processing Systems (SiPS 2020): Proceedings . IEEE Workshop on Signal Processing Systems (SiPS): Design and Implementation: Proceedings , vol. 2020-October , Institute of Electrical and Electronics Engineers Inc. , 34th IEEE Workshop on Signal Processing Systems, SiPS 2020 , Virtual, Coimbra , Portugal , 20/10/2020 . https://doi.org/10.1109/SiPS50750.2020.9195261","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1926346181","https://openalex.org/W2029728957","https://openalex.org/W2030201370","https://openalex.org/W2046420845","https://openalex.org/W2049758033","https://openalex.org/W2070385897","https://openalex.org/W2076063813","https://openalex.org/W2091158003","https://openalex.org/W2120431055","https://openalex.org/W2127044011","https://openalex.org/W2141961492","https://openalex.org/W2155102953","https://openalex.org/W2168964723"],"related_works":["https://openalex.org/W2371266106","https://openalex.org/W2164604526","https://openalex.org/W2117382851","https://openalex.org/W3006505070","https://openalex.org/W2382449560","https://openalex.org/W2767298477","https://openalex.org/W2110432562","https://openalex.org/W2019189970","https://openalex.org/W2119121861","https://openalex.org/W2018720121"],"abstract_inverted_index":{"Dataflow":[0],"modelling":[1],"languages":[2],"are":[3],"highly":[4],"effective":[5],"for":[6,71],"creating":[7],"efficient":[8],"implementations":[9],"of":[10,86,114],"signal":[11,36],"processing":[12,37],"operations":[13,102],"on":[14],"embedded":[15],"and":[16,38,74,83,88,100,117],"edge":[17],"computing":[18],"devices.":[19],"However,":[20],"they":[21],"lack":[22],"general":[23,106],"constructs":[24],"to":[25,47,67,111],"compactly":[26,69],"describe":[27],"regular":[28,65],"scalable":[29],"structures,":[30],"as":[31,96],"required":[32],"by":[33],"modern":[34],"large-scale":[35,115],"machine":[39],"learning":[40],"operations.":[41],"This":[42],"paper":[43],"describes":[44],"a":[45,59],"framework":[46],"do":[48],"that.":[49],"It":[50,76,108],"extends":[51],"the":[52,112],"Processing":[53],"Graph":[54],"Method":[55],"coordination":[56],"language":[57],"with":[58],"switch":[60],"construct":[61],"which":[62],"allows":[63],"scalable,":[64],"connectivity":[66],"be":[68],"expressed":[70],"compile-time":[72],"analysis":[73],"elaboration.":[75],"shows":[77],"how":[78],"switches":[79],"can":[80,89],"merge,":[81],"split":[82],"permute":[84],"groups":[85],"connections":[87],"express":[90],"recognised":[91],"topological":[92],"structures":[93],"-":[94,103],"such":[95],"chains,":[97],"rings,":[98],"butterflys":[99],"multicast":[101],"despite":[104],"its":[105],"nature.":[107],"is":[109],"applied":[110],"description":[113],"FFT":[116],"Artificial":[118],"Neural":[119],"Network":[120],"(ANN)":[121],"operators.":[122]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}