{"id":"https://openalex.org/W3012277740","doi":"https://doi.org/10.1109/sips47522.2019.9020515","title":"Pipelined Implementations for Belief Propagation Polar Decoder: From Formula to Hardware","display_name":"Pipelined Implementations for Belief Propagation Polar Decoder: From Formula to Hardware","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W3012277740","doi":"https://doi.org/10.1109/sips47522.2019.9020515","mag":"3012277740"},"language":"en","primary_location":{"id":"doi:10.1109/sips47522.2019.9020515","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips47522.2019.9020515","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Workshop on Signal Processing Systems (SiPS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002577108","display_name":"Chao Ji","orcid":"https://orcid.org/0000-0003-3527-9788"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Chao Ji","raw_affiliation_strings":["Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS)"],"affiliations":[{"raw_affiliation_string":"Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027587940","display_name":"Zaichen Zhang","orcid":"https://orcid.org/0000-0003-4301-8713"},"institutions":[{"id":"https://openalex.org/I4210090971","display_name":"Southeast University","ror":"https://ror.org/00cf0ab87","country_code":"BD","type":"education","lineage":["https://openalex.org/I4210090971"]}],"countries":["BD"],"is_corresponding":false,"raw_author_name":"Zaichen Zhang","raw_affiliation_strings":["National Mobile Communications Research Laboratory, Southeast University"],"affiliations":[{"raw_affiliation_string":"National Mobile Communications Research Laboratory, Southeast University","institution_ids":["https://openalex.org/I4210090971"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072916702","display_name":"Xiaohu You","orcid":"https://orcid.org/0000-0002-0809-8511"},"institutions":[{"id":"https://openalex.org/I4210090971","display_name":"Southeast University","ror":"https://ror.org/00cf0ab87","country_code":"BD","type":"education","lineage":["https://openalex.org/I4210090971"]}],"countries":["BD"],"is_corresponding":false,"raw_author_name":"Xiaohu You","raw_affiliation_strings":["National Mobile Communications Research Laboratory, Southeast University"],"affiliations":[{"raw_affiliation_string":"National Mobile Communications Research Laboratory, Southeast University","institution_ids":["https://openalex.org/I4210090971"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100380082","display_name":"Chuan Zhang","orcid":"https://orcid.org/0000-0002-7736-6487"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chuan Zhang","raw_affiliation_strings":["Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS)"],"affiliations":[{"raw_affiliation_string":"Lab of Efficient Architectures for Digital-communication and Signal-processing (LEADS)","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5002577108"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3714,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.6764979,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"2019","issue":null,"first_page":"248","last_page":"253"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12029","display_name":"DNA and Biological Computing","score":0.9817000031471252,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.972000002861023,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8150172233581543},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6567098498344421},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6521687507629395},{"id":"https://openalex.org/keywords/python","display_name":"Python (programming language)","score":0.5746945738792419},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.5714713931083679},{"id":"https://openalex.org/keywords/polar","display_name":"Polar","score":0.5670806169509888},{"id":"https://openalex.org/keywords/belief-propagation","display_name":"Belief propagation","score":0.5302818417549133},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5211670398712158},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5097696185112},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5064383745193481},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.47666218876838684},{"id":"https://openalex.org/keywords/polar-code","display_name":"Polar code","score":0.4727911651134491},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4427899122238159},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4210909903049469},{"id":"https://openalex.org/keywords/soft-decision-decoder","display_name":"Soft-decision decoder","score":0.4104984998703003},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39145752787590027},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.36318910121917725},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29896867275238037},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.26128196716308594},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.23575559258460999},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.14198434352874756}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8150172233581543},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6567098498344421},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6521687507629395},{"id":"https://openalex.org/C519991488","wikidata":"https://www.wikidata.org/wiki/Q28865","display_name":"Python (programming language)","level":2,"score":0.5746945738792419},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.5714713931083679},{"id":"https://openalex.org/C29705727","wikidata":"https://www.wikidata.org/wiki/Q294562","display_name":"Polar","level":2,"score":0.5670806169509888},{"id":"https://openalex.org/C152948882","wikidata":"https://www.wikidata.org/wiki/Q4060686","display_name":"Belief propagation","level":3,"score":0.5302818417549133},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5211670398712158},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5097696185112},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5064383745193481},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.47666218876838684},{"id":"https://openalex.org/C2778396592","wikidata":"https://www.wikidata.org/wiki/Q7209069","display_name":"Polar code","level":3,"score":0.4727911651134491},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4427899122238159},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4210909903049469},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.4104984998703003},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39145752787590027},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.36318910121917725},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29896867275238037},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26128196716308594},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23575559258460999},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.14198434352874756},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C1276947","wikidata":"https://www.wikidata.org/wiki/Q333","display_name":"Astronomy","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/sips47522.2019.9020515","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips47522.2019.9020515","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Workshop on Signal Processing Systems (SiPS)","raw_type":"proceedings-article"},{"id":"mag:3043624488","is_oa":false,"landing_page_url":"https://jglobal.jst.go.jp/en/detail?JGLOBAL_ID=202002246168202928","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1525711738","https://openalex.org/W1562717735","https://openalex.org/W2024381286","https://openalex.org/W2028218331","https://openalex.org/W2037524288","https://openalex.org/W2087852282","https://openalex.org/W2122867301","https://openalex.org/W2144068311","https://openalex.org/W2150498905","https://openalex.org/W2155350689","https://openalex.org/W2518207729","https://openalex.org/W2532429685","https://openalex.org/W2607585413","https://openalex.org/W2904256887","https://openalex.org/W2904774878","https://openalex.org/W2913060868","https://openalex.org/W2963096830","https://openalex.org/W6681342158","https://openalex.org/W6682769199"],"related_works":["https://openalex.org/W2532846949","https://openalex.org/W3011825982","https://openalex.org/W2136295006","https://openalex.org/W2165480138","https://openalex.org/W2107240870","https://openalex.org/W2783458831","https://openalex.org/W2913060868","https://openalex.org/W2107517480","https://openalex.org/W4299351589","https://openalex.org/W4297079004"],"abstract_inverted_index":{"A":[0],"general":[1],"design":[2,81,88,114],"method":[3],"for":[4,66],"pipelined":[5,44],"belief":[6],"propagation":[7],"(BP)":[8],"polar":[9,23,31,46],"decoder":[10],"is":[11,56,115],"proposed":[12],"in":[13],"this":[14,79],"paper.":[15],"By":[16],"associating":[17],"data":[18],"flow":[19],"graph":[20,27],"(DFG)":[21],"of":[22,29,35,61,105],"encoder":[24],"with":[25],"factor":[26],"(FG)":[28],"BP":[30,45],"decoder,":[32],"regular":[33],"structure":[34],"FG":[36],"helps":[37],"to":[38,85,94,98],"determine":[39],"the":[40,53,73,87,103],"generation":[41,54],"formula":[42,55],"representing":[43],"decoder.":[47],"Using":[48],"Python":[49],"as":[50],"a":[51,59],"compiler,":[52],"translated":[57],"into":[58],"series":[60],"synthesizable":[62],"Verilog":[63],"HDL":[64],"files":[65],"various":[67],"code":[68],"lengths":[69],"and":[70,77,117],"parallelisms.":[71],"Considering":[72],"balance":[74],"between":[75],"performance":[76],"cost,":[78],"formula-to-hardware":[80],"can":[82],"be":[83],"extended":[84],"explore":[86],"space,":[89],"where":[90],"we":[91],"are":[92],"able":[93],"make":[95],"tradeoffs":[96],"according":[97],"specific":[99],"application":[100],"requirements.":[101],"With":[102],"evaluation":[104],"auto-generation":[106],"system,":[107],"implementation":[108],"results":[109],"have":[110],"shown":[111],"that":[112],"our":[113],"reliable":[116],"practicable.":[118]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}