{"id":"https://openalex.org/W2768659412","doi":"https://doi.org/10.1109/sips.2017.8110001","title":"Low-latency software LDPC decoders for x86 multi-core devices","display_name":"Low-latency software LDPC decoders for x86 multi-core devices","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2768659412","doi":"https://doi.org/10.1109/sips.2017.8110001","mag":"2768659412"},"language":"en","primary_location":{"id":"doi:10.1109/sips.2017.8110001","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2017.8110001","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Workshop on Signal Processing Systems (SiPS)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079950326","display_name":"Bertrand Le Gal","orcid":"https://orcid.org/0000-0003-2269-8756"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Bertrand Le Gal","raw_affiliation_strings":["IMS Laboratory, University of Bordeaux, Bordeaux, INP, France","IMS - Laboratoire de l'int\u00e9gration, du mat\u00e9riau au syst\u00e8me (33405 TALENCE CEDEX - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, Bordeaux, INP, France","institution_ids":["https://openalex.org/I4210160189","https://openalex.org/I15057530"]},{"raw_affiliation_string":"IMS - Laboratoire de l'int\u00e9gration, du mat\u00e9riau au syst\u00e8me (33405 TALENCE CEDEX - France)","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031142198","display_name":"Christophe J\u00e9go","orcid":"https://orcid.org/0000-0001-5964-6277"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Christophe Jego","raw_affiliation_strings":["IMS Laboratory, University of Bordeaux, Bordeaux, INP, France","IMS - Laboratoire de l'int\u00e9gration, du mat\u00e9riau au syst\u00e8me (33405 TALENCE CEDEX - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, Bordeaux, INP, France","institution_ids":["https://openalex.org/I4210160189","https://openalex.org/I15057530"]},{"raw_affiliation_string":"IMS - Laboratoire de l'int\u00e9gration, du mat\u00e9riau au syst\u00e8me (33405 TALENCE CEDEX - France)","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8788,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.78752737,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.8459314107894897},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8035024404525757},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.6671826243400574},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5787976384162903},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5542666912078857},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5363653302192688},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.4787849187850952},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.4655160903930664},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38097846508026123},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3627893030643463},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3430156409740448},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3322778344154358},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19402769207954407},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11408546566963196},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0761648416519165}],"concepts":[{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.8459314107894897},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8035024404525757},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.6671826243400574},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5787976384162903},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5542666912078857},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5363653302192688},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.4787849187850952},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.4655160903930664},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38097846508026123},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3627893030643463},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3430156409740448},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3322778344154358},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19402769207954407},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11408546566963196},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0761648416519165}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/sips.2017.8110001","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2017.8110001","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Workshop on Signal Processing Systems (SiPS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01702575v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01702575","pdf_url":null,"source":{"id":"https://openalex.org/S4406922276","display_name":"INRIA a CCSD electronic archive server","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2017 IEEE International Workshop on Signal Processing Systems (SiPS), Oct 2017, Lorient, France. ⟨10.1109/SiPS.2017.8110001⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W892414265","https://openalex.org/W1573665190","https://openalex.org/W1969142469","https://openalex.org/W1971722970","https://openalex.org/W1980357539","https://openalex.org/W2000727227","https://openalex.org/W2008716187","https://openalex.org/W2020893403","https://openalex.org/W2027189170","https://openalex.org/W2035746421","https://openalex.org/W2043778273","https://openalex.org/W2054240431","https://openalex.org/W2064969374","https://openalex.org/W2068605478","https://openalex.org/W2074157441","https://openalex.org/W2076689441","https://openalex.org/W2118559083","https://openalex.org/W2118764568","https://openalex.org/W2126121068","https://openalex.org/W2127342417","https://openalex.org/W2128765501","https://openalex.org/W2131584472","https://openalex.org/W2132083341","https://openalex.org/W2145273892","https://openalex.org/W2160994482","https://openalex.org/W2171863296","https://openalex.org/W2316008198","https://openalex.org/W2406133665","https://openalex.org/W2496371751","https://openalex.org/W2533535951","https://openalex.org/W2547258704","https://openalex.org/W3103043697","https://openalex.org/W4300170222","https://openalex.org/W4404495948","https://openalex.org/W6642577999","https://openalex.org/W6669650087"],"related_works":["https://openalex.org/W2096357811","https://openalex.org/W2072005592","https://openalex.org/W3205411230","https://openalex.org/W4286899009","https://openalex.org/W3163341049","https://openalex.org/W9168048","https://openalex.org/W4300849822","https://openalex.org/W4376480820","https://openalex.org/W3155891479","https://openalex.org/W835820426"],"abstract_inverted_index":{"LDPC":[0,58,96,100],"codes":[1,8],"are":[2],"a":[3,94,103],"family":[4],"of":[5,40,64],"error":[6],"correcting":[7],"used":[9],"in":[10,17,76,109],"most":[11],"modern":[12],"digital":[13,41],"communication":[14,42,80],"standards":[15],"even":[16],"future":[18,77],"3GPP":[19],"5G":[20,78],"standard.":[21],"Thanks":[22],"to":[23,67,118],"their":[24,29],"high":[25],"processing":[26,115],"power":[27],"and":[28,34],"parallelization":[30,71,97],"capabilities,":[31],"prevailing":[32],"multi-core":[33,104,125],"many-core":[35],"devices":[36],"facilitate":[37],"real-time":[38],"implementations":[39],"systems,":[43,81],"which":[44],"were":[45],"previously":[46],"implemented":[47],"on":[48,102],"dedicated":[49],"hardware":[50],"targets.":[51],"Through":[52],"massive":[53],"frame":[54],"decoding":[55,101],"parallelization,":[56],"current":[57],"decoders":[59],"throughputs":[60],"range":[61],"from":[62],"hundreds":[63],"Mbps":[65],"up":[66],"Gbps.":[68],"However,":[69],"inter-frame":[70],"involves":[72],"latency":[73,83,116],"penalties,":[74],"while":[75],"wireless":[79],"the":[82,114],"should":[84],"be":[85],"reduced":[86],"as":[87,89,121],"far":[88],"possible.":[90],"To":[91],"this":[92,110],"end,":[93],"novel":[95],"approach":[98],"for":[99],"processor":[105],"device":[106],"is":[107],"proposed":[108],"article.":[111],"It":[112],"reduces":[113],"down":[117],"some":[119],"microseconds":[120],"highlighted":[122],"by":[123],"x86":[124],"experimentations.":[126]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}