{"id":"https://openalex.org/W2008666071","doi":"https://doi.org/10.1109/sips.2011.6088966","title":"Reconfigurable cache memory architecture for integral image and integral histogram applications","display_name":"Reconfigurable cache memory architecture for integral image and integral histogram applications","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2008666071","doi":"https://doi.org/10.1109/sips.2011.6088966","mag":"2008666071"},"language":"en","primary_location":{"id":"doi:10.1109/sips.2011.6088966","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2011.6088966","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE Workshop on Signal Processing Systems (SiPS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041676907","display_name":"P.Y.-T. Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Po-Hao Hsu","raw_affiliation_strings":["Media IC and System Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Media IC and System Lab, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, BL-421, No.1 4, Roosevelt Rd., Taipei 106, Taiwan"],"affiliations":[{"raw_affiliation_string":"Media IC and System Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Media IC and System Lab, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, BL-421, No.1 4, Roosevelt Rd., Taipei 106, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009305504","display_name":"Shao\u2010Yi Chien","orcid":"https://orcid.org/0000-0002-0634-6294"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shao-Yi Chien","raw_affiliation_strings":["Media IC and System Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Media IC and System Lab, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, BL-421, No.1 4, Roosevelt Rd., Taipei 106, Taiwan"],"affiliations":[{"raw_affiliation_string":"Media IC and System Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Media IC and System Lab, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, BL-421, No.1 4, Roosevelt Rd., Taipei 106, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5041676907"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.08298047,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"151","last_page":"156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10824","display_name":"Image Retrieval and Classification Techniques","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8363355398178101},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5765929222106934},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5570474863052368},{"id":"https://openalex.org/keywords/histogram","display_name":"Histogram","score":0.4906059801578522},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.48689618706703186},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.48425957560539246},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.47971194982528687},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.47742947936058044},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4705624580383301},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4589657783508301},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4173315465450287},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.41272732615470886},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.34282076358795166},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2472536563873291},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.14277702569961548},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11427927017211914}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8363355398178101},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5765929222106934},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5570474863052368},{"id":"https://openalex.org/C53533937","wikidata":"https://www.wikidata.org/wiki/Q185020","display_name":"Histogram","level":3,"score":0.4906059801578522},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.48689618706703186},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.48425957560539246},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.47971194982528687},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.47742947936058044},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4705624580383301},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4589657783508301},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4173315465450287},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.41272732615470886},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.34282076358795166},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2472536563873291},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.14277702569961548},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11427927017211914},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sips.2011.6088966","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2011.6088966","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE Workshop on Signal Processing Systems (SiPS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1533496907","https://openalex.org/W1677409904","https://openalex.org/W1972292376","https://openalex.org/W1996326832","https://openalex.org/W2014055015","https://openalex.org/W2017812652","https://openalex.org/W2119605622","https://openalex.org/W2140273727","https://openalex.org/W2148114555","https://openalex.org/W2151103935","https://openalex.org/W2157554677","https://openalex.org/W2162618331","https://openalex.org/W2164598857","https://openalex.org/W6631946989","https://openalex.org/W6655206020"],"related_works":["https://openalex.org/W4321458411","https://openalex.org/W3108993429","https://openalex.org/W2782503170","https://openalex.org/W2047684617","https://openalex.org/W2041174925","https://openalex.org/W3021597805","https://openalex.org/W2934889147","https://openalex.org/W4233816696","https://openalex.org/W2587873888","https://openalex.org/W1975698617"],"abstract_inverted_index":{"Cache":[0],"memory":[1,5,76,96,177,194],"can":[2,172],"reduce":[3,125,147],"the":[4,20,53,108,126,130,148,161,169,187,192],"latency":[6],"between":[7,112],"processor":[8],"and":[9,12,28,41,47,55,86,104,116,152,175],"off-chip":[10,131],"DRAM,":[11],"it":[13],"usually":[14],"occupies":[15],"a":[16,44,73,94,135],"large":[17],"area":[18],"of":[19,58,101],"whole":[21],"system.":[22],"However,":[23],"for":[24,35,63,98,181],"accessing":[25,100],"integral":[26,29,30,102,105],"images":[27,103],"histograms,":[31],"which":[32,92],"are":[33,60,119,157],"famous":[34],"getting":[36],"an":[37],"arbitrary-sized":[38],"block":[39],"summation":[40],"histogram":[42,154],"in":[43,50,191],"constant":[45],"speed":[46],"widely":[48],"implemented":[49,158],"many":[51],"applications,":[52],"read":[54,178],"write":[56],"mechanisms":[57],"cache":[59,75,84,190],"not":[61],"suitable":[62],"such":[64],"algorithms":[65],"with":[66,80],"stream":[67],"processing":[68],"characteristic.":[69],"In":[70,133],"this":[71],"paper,":[72],"reconfigurable":[74],"architecture":[77,97,171],"is":[78,93,142],"proposed":[79,144,162,170],"two":[81,183],"modes:":[82],"normal":[83],"mode":[85],"Row-Based":[87],"Stream":[88],"Processing":[89],"(RBSP)":[90],"mode,":[91],"specific":[95],"data":[99,109,127],"histograms.":[106],"Moreover,":[107],"reuse":[110],"scheme":[111],"different":[113,117],"filter":[114],"sizes":[115],"rows":[118],"taken":[120],"into":[121],"consideration":[122],"to":[123,129,145,159,186],"further":[124,146],"access":[128],"DRAM.":[132],"addition,":[134],"method":[136],"called":[137],"Memory":[138],"Dividing":[139],"Technique":[140],"(MDT)":[141],"also":[143],"word-length.":[149],"SURF":[150],"algorithm":[151],"center-surround":[153],"salience":[155],"map":[156],"verify":[160],"design.":[163],"The":[164],"experimental":[165],"results":[166],"show":[167],"that":[168],"save":[173],"89.15%":[174],"68.12%":[176],"cycle":[179],"count":[180],"these":[182],"applications":[184],"compared":[185],"traditional":[188],"fully-associative":[189],"same":[193],"size.":[195]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}