{"id":"https://openalex.org/W2002234573","doi":"https://doi.org/10.1109/sips.2011.6088964","title":"Energy-efficient XOR gate with embedded level conversion for serial-link encoding","display_name":"Energy-efficient XOR gate with embedded level conversion for serial-link encoding","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2002234573","doi":"https://doi.org/10.1109/sips.2011.6088964","mag":"2002234573"},"language":"en","primary_location":{"id":"doi:10.1109/sips.2011.6088964","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2011.6088964","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE Workshop on Signal Processing Systems (SiPS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081605894","display_name":"Jared Tessier","orcid":null},"institutions":[{"id":"https://openalex.org/I79516672","display_name":"University of Louisiana at Lafayette","ror":"https://ror.org/01x8rc503","country_code":"US","type":"education","lineage":["https://openalex.org/I2799628689","https://openalex.org/I79516672"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jared Tessier","raw_affiliation_strings":["Center of Advanced Computer Studies, University of Louisiana, Lafayette, Lafayette, LA, USA","The Center for Advanced Computer Studies, University of Louisiana at Lafayette, Lafayette, LA 70503 USA"],"affiliations":[{"raw_affiliation_string":"Center of Advanced Computer Studies, University of Louisiana, Lafayette, Lafayette, LA, USA","institution_ids":["https://openalex.org/I79516672"]},{"raw_affiliation_string":"The Center for Advanced Computer Studies, University of Louisiana at Lafayette, Lafayette, LA 70503 USA","institution_ids":["https://openalex.org/I79516672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045305698","display_name":"Randa Ayoubi","orcid":null},"institutions":[{"id":"https://openalex.org/I79516672","display_name":"University of Louisiana at Lafayette","ror":"https://ror.org/01x8rc503","country_code":"US","type":"education","lineage":["https://openalex.org/I2799628689","https://openalex.org/I79516672"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Randa Ayoubi","raw_affiliation_strings":["Center of Advanced Computer Studies, University of Louisiana, Lafayette, Lafayette, LA, USA","The Center for Advanced Computer Studies, University of Louisiana at Lafayette, Lafayette, LA 70503 USA"],"affiliations":[{"raw_affiliation_string":"Center of Advanced Computer Studies, University of Louisiana, Lafayette, Lafayette, LA, USA","institution_ids":["https://openalex.org/I79516672"]},{"raw_affiliation_string":"The Center for Advanced Computer Studies, University of Louisiana at Lafayette, Lafayette, LA 70503 USA","institution_ids":["https://openalex.org/I79516672"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010023744","display_name":"Magdy Bayoumi","orcid":"https://orcid.org/0000-0002-0630-5273"},"institutions":[{"id":"https://openalex.org/I79516672","display_name":"University of Louisiana at Lafayette","ror":"https://ror.org/01x8rc503","country_code":"US","type":"education","lineage":["https://openalex.org/I2799628689","https://openalex.org/I79516672"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Magdy A. Bayoumi","raw_affiliation_strings":["Center of Advanced Computer Studies, University of Louisiana, Lafayette, Lafayette, LA, USA","The Center for Advanced Computer Studies, University of Louisiana at Lafayette, Lafayette, LA 70503 USA"],"affiliations":[{"raw_affiliation_string":"Center of Advanced Computer Studies, University of Louisiana, Lafayette, Lafayette, LA, USA","institution_ids":["https://openalex.org/I79516672"]},{"raw_affiliation_string":"The Center for Advanced Computer Studies, University of Louisiana at Lafayette, Lafayette, LA 70503 USA","institution_ids":["https://openalex.org/I79516672"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5081605894"],"corresponding_institution_ids":["https://openalex.org/I79516672"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07607139,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"140","last_page":"145"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.8202497959136963},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7596832513809204},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.6768380999565125},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5931831002235413},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.5721266269683838},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.5537583827972412},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5112512111663818},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.45350316166877747},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44186586141586304},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4405207335948944},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41871291399002075},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4055025279521942},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3907659649848938},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1902075707912445},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15532279014587402}],"concepts":[{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.8202497959136963},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7596832513809204},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.6768380999565125},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5931831002235413},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5721266269683838},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.5537583827972412},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5112512111663818},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.45350316166877747},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44186586141586304},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4405207335948944},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41871291399002075},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4055025279521942},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3907659649848938},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1902075707912445},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15532279014587402},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sips.2011.6088964","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2011.6088964","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE Workshop on Signal Processing Systems (SiPS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1491016920","https://openalex.org/W1496953714","https://openalex.org/W1966701911","https://openalex.org/W1990434780","https://openalex.org/W2006384802","https://openalex.org/W2046200884","https://openalex.org/W2058272898","https://openalex.org/W2086096252","https://openalex.org/W2109846948","https://openalex.org/W2116075993","https://openalex.org/W2118049955","https://openalex.org/W2118358241","https://openalex.org/W2134833383","https://openalex.org/W2141133408","https://openalex.org/W2156566689","https://openalex.org/W2160130898","https://openalex.org/W2163198226","https://openalex.org/W2541119642","https://openalex.org/W4241560890","https://openalex.org/W6647899503"],"related_works":["https://openalex.org/W2037212584","https://openalex.org/W2157372760","https://openalex.org/W1950940422","https://openalex.org/W2129146436","https://openalex.org/W2032507829","https://openalex.org/W2734937843","https://openalex.org/W2547446622","https://openalex.org/W2076509970","https://openalex.org/W2179392195","https://openalex.org/W2128371445"],"abstract_inverted_index":{"The":[0],"insatiable":[1],"demand":[2],"for":[3,110],"increased":[4,46],"energy-efficient":[5],"communication":[6,28],"bandwidth":[7],"has":[8],"led":[9],"to":[10,59,77],"the":[11,53,57,70,74,80,85,111,125,138,146],"widespread":[12],"adoption":[13],"of":[14,29,45,56,100,113,127,152],"serial-links.":[15],"Serializer/Deserializer":[16],"(SerDes)":[17],"architectures":[18],"have":[19,145],"seen":[20],"considerable":[21],"use":[22],"in":[23,82],"both":[24],"inter-":[25],"and":[26,33,92,131],"intra-chip":[27],"high-performance":[30],"computing":[31],"platforms":[32],"embedded":[34],"systems.":[35],"Serializers":[36],"translate":[37],"m-bit":[38],"parallel":[39],"data":[40,47],"into":[41],"a":[42,97,107,115],"serial":[43,133],"stream":[44],"rate.":[48],"Bus":[49],"encoding":[50],"can":[51,65],"lower":[52],"activity":[54],"factor":[55],"link":[58],"mitigate":[60],"energy":[61,148],"consumption.":[62],"Additional":[63],"savings":[64],"be":[66],"gained":[67],"by":[68],"partitioning":[69],"supply":[71],"voltage":[72,87],"at":[73,157],"serializer":[75],"boundary":[76],"capitalize":[78],"on":[79],"difference":[81],"parallelism.":[83],"However,":[84],"required":[86],"level":[88,102,120,128,143],"conversion":[89,103,129],"increases":[90],"complexity":[91],"delay.":[93],"In":[94],"this":[95],"work,":[96],"new":[98],"method":[99],"gate-embedded":[101],"is":[104],"demonstrated":[105],"within":[106],"XOR":[108],"gate":[109],"purpose":[112],"constructing":[114],"serializer-encoder.":[116],"We":[117],"explore":[118],"existing":[119],"converters,":[121],"as":[122],"well":[123],"as,":[124],"ramifications":[126],"before":[130],"after":[132],"bus":[134],"encoding.":[135],"Results":[136],"show":[137],"complementary":[139],"pass-transistor":[140],"logic":[141],"(CPL)-based":[142],"converters":[144],"best":[147],"delay":[149],"product":[150],"(EDP)":[151],"those":[153],"compared":[154],"yielding":[155],"0.8fJ/bit":[156],"4Gb/s.":[158]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}