{"id":"https://openalex.org/W2080667606","doi":"https://doi.org/10.1109/sips.2011.6088957","title":"Embedded transition inversion coding for low power serial link","display_name":"Embedded transition inversion coding for low power serial link","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2080667606","doi":"https://doi.org/10.1109/sips.2011.6088957","mag":"2080667606"},"language":"en","primary_location":{"id":"doi:10.1109/sips.2011.6088957","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2011.6088957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE Workshop on Signal Processing Systems (SiPS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109145655","display_name":"Wen-Chih Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Wen-Chih Huang","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","Department of Computer Science National Tsing Hua University, Hsin-Chu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Computer Science National Tsing Hua University, Hsin-Chu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006633881","display_name":"Chih-Hsing Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Hsing Lin","raw_affiliation_strings":["Institute of Communications Engineering, National Tsing Hua University, Taiwan","Institute of Communications Eng., National Tsing Hua University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Institute of Communications Engineering, National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Institute of Communications Eng., National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102810370","display_name":"Ching-Te Chiu","orcid":"https://orcid.org/0000-0002-8396-2883"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Te Chiu","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","Department of Computer Science National Tsing Hua University, Hsin-Chu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Computer Science National Tsing Hua University, Hsin-Chu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5109145655"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.5381,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.707026,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"102","last_page":"105"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.698269784450531},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6928957104682922},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6661224961280823},{"id":"https://openalex.org/keywords/serialization","display_name":"Serialization","score":0.651546061038971},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5518162250518799},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.5273869037628174},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.5117794871330261},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4898907542228699},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.478390097618103},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4503539502620697},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4139117896556854},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36133289337158203},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34977930784225464},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.24877581000328064},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1381097137928009},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11720266938209534},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11374124884605408},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10518673062324524},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.10444796085357666}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.698269784450531},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6928957104682922},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6661224961280823},{"id":"https://openalex.org/C52723943","wikidata":"https://www.wikidata.org/wiki/Q1127410","display_name":"Serialization","level":2,"score":0.651546061038971},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5518162250518799},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.5273869037628174},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.5117794871330261},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4898907542228699},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.478390097618103},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4503539502620697},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4139117896556854},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36133289337158203},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34977930784225464},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.24877581000328064},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1381097137928009},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11720266938209534},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11374124884605408},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10518673062324524},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.10444796085357666},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sips.2011.6088957","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2011.6088957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE Workshop on Signal Processing Systems (SiPS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1540925522","https://openalex.org/W2003473732","https://openalex.org/W2006384802","https://openalex.org/W2098015164","https://openalex.org/W2126409064","https://openalex.org/W3145515488","https://openalex.org/W6632229085"],"related_works":["https://openalex.org/W2164834710","https://openalex.org/W4232019485","https://openalex.org/W2028052815","https://openalex.org/W2128528443","https://openalex.org/W2011677428","https://openalex.org/W4327499872","https://openalex.org/W2123512677","https://openalex.org/W2163318442","https://openalex.org/W2116259070","https://openalex.org/W2360313402"],"abstract_inverted_index":{"Serial":[0],"link":[1],"interconnection":[2,20],"has":[3],"generated":[4],"a":[5,31,113],"lot":[6],"of":[7,23,73,120],"attention":[8],"in":[9,21,64,103],"on-chip":[10],"bus":[11,34],"design":[12],"due":[13],"to":[14,36,69,87],"its":[15],"advantages":[16],"over":[17],"multibit":[18],"parallel":[19,33],"terms":[22],"crosstalk,":[24],"skew,":[25],"and":[26,41,62,100],"area":[27],"cost.":[28],"However,":[29],"serializing":[30],"multi-bit":[32],"tends":[35],"increase":[37],"the":[38,56,60,65,71,74,83,91,108],"bit":[39,115],"transition":[40,49,84,116],"power":[42],"dissipation.":[43],"This":[44,78],"paper":[45],"proposes":[46],"an":[47],"embedded":[48],"inversion":[50],"(ETI)":[51],"coding":[52,80,110],"scheme":[53,81,111],"that":[54,107],"uses":[55],"phase":[57],"difference":[58],"between":[59],"clock":[61],"data":[63,68,121],"transmitted":[66],"serial":[67,95],"address":[70],"problem":[72],"extra":[75],"indication":[76],"bit.":[77],"ETI":[79],"reduces":[82],"by":[85,94],"up":[86],"31%":[88],"compared":[89],"with":[90],"encoding":[92],"followed":[93],"(ES)":[96],"scheme.":[97],"The":[98],"analysis":[99],"simulation":[101],"results,":[102],"this":[104],"study":[105],"indicate":[106],"proposed":[109],"produces":[112],"low":[114],"for":[117],"different":[118],"kinds":[119],"pattern.":[122]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}