{"id":"https://openalex.org/W4253293928","doi":"https://doi.org/10.1109/sips.2009.5336236","title":"FPGA architecture for 2D Discrete Fourier Transform based on 2D decomposition for large-sized data","display_name":"FPGA architecture for 2D Discrete Fourier Transform based on 2D decomposition for large-sized data","publication_year":2009,"publication_date":"2009-10-01","ids":{"openalex":"https://openalex.org/W4253293928","doi":"https://doi.org/10.1109/sips.2009.5336236"},"language":"en","primary_location":{"id":"doi:10.1109/sips.2009.5336236","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2009.5336236","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Workshop on Signal Processing Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112556864","display_name":"Jung Sub Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jung Sub Kim","raw_affiliation_strings":["Dept. of Computer Science and Engineering, Pennsylvania State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109342880","display_name":"Chi-Li Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chi-Li Yu","raw_affiliation_strings":["School of Electrical, Arizona State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical, Arizona State University","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110855729","display_name":"Lanping Deng","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lanping Deng","raw_affiliation_strings":["School of Electrical, Arizona State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical, Arizona State University, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015655825","display_name":"Srinidhi Kestur","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srinidhi Kestur","raw_affiliation_strings":["Dept. of Computer Science and Engineering, Pennsylvania State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101919131","display_name":"Vijaykrishnan Narayanan","orcid":"https://orcid.org/0000-0001-6266-6068"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vijaykrishnan Narayanan","raw_affiliation_strings":["Dept. of Computer Science and Engineering, Pennsylvania State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025336372","display_name":"Chaitali Chakrabarti","orcid":"https://orcid.org/0000-0002-9859-7778"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chaitali Chakrabarti","raw_affiliation_strings":["School of Electrical, Arizona State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical, Arizona State University, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6453,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.68135359,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"41","issue":null,"first_page":"121","last_page":"126"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8070796132087708},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6871451139450073},{"id":"https://openalex.org/keywords/decomposition","display_name":"Decomposition","score":0.6430985927581787},{"id":"https://openalex.org/keywords/discrete-fourier-transform","display_name":"Discrete Fourier transform (general)","score":0.6239559054374695},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5776498317718506},{"id":"https://openalex.org/keywords/fourier-transform","display_name":"Fourier transform","score":0.5027310848236084},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49344173073768616},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4649777412414551},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3813467025756836},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28310075402259827},{"id":"https://openalex.org/keywords/fractional-fourier-transform","display_name":"Fractional Fourier transform","score":0.2240912914276123},{"id":"https://openalex.org/keywords/fourier-analysis","display_name":"Fourier analysis","score":0.18853822350502014},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12921074032783508}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8070796132087708},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6871451139450073},{"id":"https://openalex.org/C124681953","wikidata":"https://www.wikidata.org/wiki/Q339062","display_name":"Decomposition","level":2,"score":0.6430985927581787},{"id":"https://openalex.org/C57733114","wikidata":"https://www.wikidata.org/wiki/Q1006032","display_name":"Discrete Fourier transform (general)","level":5,"score":0.6239559054374695},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5776498317718506},{"id":"https://openalex.org/C102519508","wikidata":"https://www.wikidata.org/wiki/Q6520159","display_name":"Fourier transform","level":2,"score":0.5027310848236084},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49344173073768616},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4649777412414551},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3813467025756836},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28310075402259827},{"id":"https://openalex.org/C76563020","wikidata":"https://www.wikidata.org/wiki/Q4817582","display_name":"Fractional Fourier transform","level":4,"score":0.2240912914276123},{"id":"https://openalex.org/C203024314","wikidata":"https://www.wikidata.org/wiki/Q1365258","display_name":"Fourier analysis","level":3,"score":0.18853822350502014},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12921074032783508},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sips.2009.5336236","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2009.5336236","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Workshop on Signal Processing Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2174875","https://openalex.org/W1970013283","https://openalex.org/W2033292598","https://openalex.org/W2061171222","https://openalex.org/W2066379405","https://openalex.org/W2074350841","https://openalex.org/W2098945539","https://openalex.org/W2107956745","https://openalex.org/W2118443094","https://openalex.org/W2134572726","https://openalex.org/W2136952590","https://openalex.org/W2146958766","https://openalex.org/W2155970480","https://openalex.org/W6600073843"],"related_works":["https://openalex.org/W2980006224","https://openalex.org/W2063534976","https://openalex.org/W2383828164","https://openalex.org/W2025382273","https://openalex.org/W2616418345","https://openalex.org/W396164270","https://openalex.org/W2320205417","https://openalex.org/W1997145140","https://openalex.org/W2965967938","https://openalex.org/W1541475794"],"abstract_inverted_index":{"Applications":[0],"based":[1,80,114,206],"on":[2,81,115],"Discrete":[3],"Fourier":[4],"Transforms":[5],"(DFT)":[6],"are":[7,51,84],"extensively":[8],"used":[9,71],"in":[10],"various":[11],"areas":[12],"of":[13,75,145,161,181],"signal":[14],"and":[15,31,66,137,213],"digital":[16],"image":[17],"processing.":[18],"Of":[19],"particular":[20],"interest":[21],"is":[22,28,42,171,198],"the":[23,34,54,61,107,129,134,140,146,162,195,209],"two-dimensional":[24],"(2D)":[25],"DFT":[26,41,109],"which":[27],"more":[29],"computation-":[30],"bandwidth-intensive":[32],"than":[33,203],"one-dimensional":[35],"(1D)":[36],"DFT.":[37,77],"Traditionally,":[38],"a":[39,116,178,187],"2D":[40,76,108,118],"computed":[43,52],"using":[44],"Row-Column":[45],"(RC)":[46],"decomposition,":[47],"where":[48],"1D":[49,58],"DFTs":[50,59],"along":[53,60],"rows":[55],"followed":[56],"by":[57,127,138],"columns.":[62],"Both":[63],"application":[64],"specific":[65],"reconfigurable":[67,179],"hardware":[68],"have":[69],"been":[70,155],"for":[72,87,110,173],"high-performance":[73],"implementations":[74],"However,":[78],"architectures":[79],"RC":[82,204],"decomposition":[83,119,136,205],"not":[85],"efficient":[86,103],"large":[88],"input":[89,112,193],"size":[90],"data":[91,113],"due":[92,132],"to":[93,105,133,157],"memory":[94,152,163,211],"bandwidth":[95],"constraints.":[96],"In":[97,165],"this":[98,175],"paper,":[99],"we":[100],"propose":[101],"an":[102,167],"architecture":[104,122,176,197],"implement":[106],"large-sized":[111],"novel":[117],"algorithm.":[120],"This":[121],"achieves":[123],"very":[124],"high":[125,150],"throughput":[126,151],"exploiting":[128],"inherent":[130],"parallelism":[131],"algorithm":[135],"utilizing":[139],"row-wise":[141],"burst":[142],"access":[143],"pattern":[144],"external":[147],"memory.":[148],"A":[149],"interface":[153],"has":[154],"designed":[156],"enable":[158],"maximum":[159],"utilization":[160],"bandwidth.":[164],"addition,":[166],"automatic":[168],"system":[169],"generator":[170],"provided":[172],"mapping":[174],"onto":[177],"platform":[180],"Xilinx":[182],"Virtex":[183],"5":[184],"devices.":[185],"For":[186],"2":[188,191],"K":[189,192],"times":[190,201],"size,":[194],"proposed":[196],"1.96":[199],"x":[200],"faster":[202],"implementation":[207],"under":[208],"same":[210],"constraints,":[212],"also":[214],"outperforms":[215],"other":[216],"existing":[217],"implementations.":[218]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}