{"id":"https://openalex.org/W2128281359","doi":"https://doi.org/10.1109/sips.2008.4671768","title":"Power efficient dynamic-range utilisation for DSP on FPGA","display_name":"Power efficient dynamic-range utilisation for DSP on FPGA","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2128281359","doi":"https://doi.org/10.1109/sips.2008.4671768","mag":"2128281359"},"language":"en","primary_location":{"id":"doi:10.1109/sips.2008.4671768","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2008.4671768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Workshop on Signal Processing Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024636148","display_name":"S. McKeown","orcid":"https://orcid.org/0000-0001-5832-4022"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S. McKeown","raw_affiliation_strings":["Programmable Systems Laboratory, ECIT Institute, Queen's University Belfast, USA","Programmable Syst. Lab., Queen's Univ. Belfast, Belfast"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Programmable Systems Laboratory, ECIT Institute, Queen's University Belfast, USA","institution_ids":[]},{"raw_affiliation_string":"Programmable Syst. Lab., Queen's Univ. Belfast, Belfast","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043910265","display_name":"Roger Woods","orcid":"https://orcid.org/0000-0001-6201-4270"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"R. Woods","raw_affiliation_strings":["Programmable Systems Laboratory, ECIT Institute, Queen's University Belfast, USA","Programmable Syst. Lab., Queen's Univ. Belfast, Belfast"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Programmable Systems Laboratory, ECIT Institute, Queen's University Belfast, USA","institution_ids":[]},{"raw_affiliation_string":"Programmable Syst. Lab., Queen's Univ. Belfast, Belfast","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036512274","display_name":"John McAllister","orcid":"https://orcid.org/0000-0002-4017-115X"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"J. McAllister","raw_affiliation_strings":["Programmable Systems Laboratory, ECIT Institute, Queen's University, USA","Programmable Syst. Lab., Queen's Univ. Belfast, Belfast"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Programmable Systems Laboratory, ECIT Institute, Queen's University, USA","institution_ids":[]},{"raw_affiliation_string":"Programmable Syst. Lab., Queen's Univ. Belfast, Belfast","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":null,"apc_paid":null,"fwci":0.6841,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.76699624,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":null,"first_page":"233","last_page":"238"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7266851663589478},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6788020133972168},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5584297776222229},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5563708543777466},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5327026844024658},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.5326024889945984},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.4499795734882355},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.44803380966186523},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4046122133731842},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3824477195739746},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12497356534004211}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7266851663589478},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6788020133972168},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5584297776222229},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5563708543777466},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5327026844024658},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5326024889945984},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.4499795734882355},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.44803380966186523},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4046122133731842},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3824477195739746},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12497356534004211},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/sips.2008.4671768","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2008.4671768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Workshop on Signal Processing Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/061f6949-b501-4002-879f-c1533e3cd224","is_oa":false,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=57849108103&partnerID=8YFLogxK","pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"McKeown, M, Woods, R & McAllister, J 2008, Power Efficient Dynamic-Range Utilisation for DSP On FPGA. in 2008 IEEE Workshop on Signal Processing Systems. pp. 233-238, IEEE Workshop on Signal Processing Systems, Washington, Dc, United States, 01/10/2008. https://doi.org/10.1109/SIPS.2008.4671768","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1569947109","https://openalex.org/W1976735509","https://openalex.org/W2014224728","https://openalex.org/W2026530428","https://openalex.org/W2087639420","https://openalex.org/W2098452631","https://openalex.org/W2109675070","https://openalex.org/W2112152053","https://openalex.org/W2112912130","https://openalex.org/W2138565962","https://openalex.org/W2159534148","https://openalex.org/W2162211138","https://openalex.org/W2166670172","https://openalex.org/W4251966431"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2316202402","https://openalex.org/W2082487009","https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W2566975275"],"abstract_inverted_index":{"A":[0],"power":[1,56,76,83,91],"and":[2,121],"resource":[3],"efficient":[4,84],"dasiadynamic-range":[5],"utilisationpsila":[6],"technique":[7],"to":[8,54,59,68,98],"increase":[9,69],"operational":[10,70],"capacity":[11,71],"of":[12,23,89,101],"DSP":[13,92],"IP":[14,93,104],"cores":[15],"by":[16],"exploiting":[17],"redundancy":[18],"in":[19,106],"the":[20,45,63,87,99],"data":[21,39],"representation":[22],"sampled":[24],"analogue":[25],"input":[26],"data,":[27],"is":[28,66],"presented.":[29],"By":[30],"cleverly":[31],"partitioning":[32],"dynamic-range":[33],"into":[34],"separable":[35],"processing":[36],"threads,":[37],"several":[38],"streams":[40],"are":[41],"computed":[42],"concurrently":[43],"on":[44],"same":[46],"hardware.":[47],"Unlike":[48],"existing":[49,81],"techniques":[50],"which":[51,95],"act":[52],"solely":[53],"reduce":[55],"consumption":[57],"due":[58],"sign":[60],"extension,":[61],"here":[62],"dynamic":[64],"range":[65],"exploited":[67],"while":[72],"still":[73],"achieving":[74],"reduced":[75],"consumption.":[77],"This":[78],"extends":[79],"an":[80,102,112],"system-level,":[82],"framework":[85],"for":[86],"design":[88,100],"low":[90],"cores,":[94],"when":[96],"applied":[97],"FFT":[103],"core":[105],"a":[107],"digital":[108],"receiver":[109],"system":[110],"gives":[111],"architecture":[113],"requiring":[114],"50%":[115],"fewer":[116,119],"multipliers,":[117],"12%":[118],"slices":[120],"51%-56%":[122],"less":[123],"power.":[124]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}