{"id":"https://openalex.org/W2106682765","doi":"https://doi.org/10.1109/sips.2008.4671764","title":"Soft decoder architecture of LT codes","display_name":"Soft decoder architecture of LT codes","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2106682765","doi":"https://doi.org/10.1109/sips.2008.4671764","mag":"2106682765"},"language":"en","primary_location":{"id":"doi:10.1109/sips.2008.4671764","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2008.4671764","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Workshop on Signal Processing Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100323896","display_name":"Kai Zhang","orcid":"https://orcid.org/0000-0001-7518-5466"},"institutions":[{"id":"https://openalex.org/I107077323","display_name":"Worcester Polytechnic Institute","ror":"https://ror.org/05ejpqr48","country_code":"US","type":"education","lineage":["https://openalex.org/I107077323"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kai Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Worcester Polytechnic Institute, Worcester, MA, USA","Dept. of Electr. & Comput. Eng., Worcester Polytech. Inst., Worcester, MA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Worcester Polytechnic Institute, Worcester, MA, USA","institution_ids":["https://openalex.org/I107077323"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Worcester Polytech. Inst., Worcester, MA","institution_ids":["https://openalex.org/I107077323"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042654091","display_name":"Xinming Huang","orcid":"https://orcid.org/0000-0003-0584-3448"},"institutions":[{"id":"https://openalex.org/I107077323","display_name":"Worcester Polytechnic Institute","ror":"https://ror.org/05ejpqr48","country_code":"US","type":"education","lineage":["https://openalex.org/I107077323"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xinming Huang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Worcester Polytechnic Institute, Worcester, MA, USA","Dept. of Electr. & Comput. Eng., Worcester Polytech. Inst., Worcester, MA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Worcester Polytechnic Institute, Worcester, MA, USA","institution_ids":["https://openalex.org/I107077323"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Worcester Polytech. Inst., Worcester, MA","institution_ids":["https://openalex.org/I107077323"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013058987","display_name":"Chen Shen","orcid":"https://orcid.org/0000-0002-7855-1764"},"institutions":[{"id":"https://openalex.org/I107077323","display_name":"Worcester Polytechnic Institute","ror":"https://ror.org/05ejpqr48","country_code":"US","type":"education","lineage":["https://openalex.org/I107077323"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chen Shen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Worcester Polytechnic Institute, Worcester, MA, USA","Dept. of Electr. & Comput. Eng., Worcester Polytech. Inst., Worcester, MA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Worcester Polytechnic Institute, Worcester, MA, USA","institution_ids":["https://openalex.org/I107077323"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Worcester Polytech. Inst., Worcester, MA","institution_ids":["https://openalex.org/I107077323"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100323896"],"corresponding_institution_ids":["https://openalex.org/I107077323"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.13568065,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"1","issue":null,"first_page":"210","last_page":"215"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8014076948165894},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6174740791320801},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.600209653377533},{"id":"https://openalex.org/keywords/block-code","display_name":"Block code","score":0.5529589056968689},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5166311860084534},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5144086480140686},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5026781558990479},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4386245608329773},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39544856548309326},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2560838460922241},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2264455258846283},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09931585192680359}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8014076948165894},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6174740791320801},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.600209653377533},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.5529589056968689},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5166311860084534},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5144086480140686},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5026781558990479},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4386245608329773},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39544856548309326},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2560838460922241},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2264455258846283},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09931585192680359},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sips.2008.4671764","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2008.4671764","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Workshop on Signal Processing Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1774326400","https://openalex.org/W2107301532","https://openalex.org/W2129971925","https://openalex.org/W2133071357","https://openalex.org/W2137107406","https://openalex.org/W2164179402","https://openalex.org/W2296125569","https://openalex.org/W2296600582","https://openalex.org/W4229922087","https://openalex.org/W4241827267","https://openalex.org/W6638045264","https://openalex.org/W6684004369"],"related_works":["https://openalex.org/W2122026593","https://openalex.org/W1588358165","https://openalex.org/W4237683758","https://openalex.org/W2582203024","https://openalex.org/W2370711413","https://openalex.org/W2052038519","https://openalex.org/W2375932043","https://openalex.org/W2111241003","https://openalex.org/W2167946977","https://openalex.org/W1963637513"],"abstract_inverted_index":{"Luby":[0],"transform":[1],"(LT)":[2],"codes,":[3,11],"as":[4,38,40],"the":[5,18,23,41,95,110],"first":[6],"class":[7],"of":[8,15,26,53,62],"efficient":[9,86],"rateless":[10],"attract":[12],"a":[13,54,59],"lot":[14],"attention":[16],"in":[17],"coding":[19],"theory":[20],"field.":[21],"However,":[22],"VLSI":[24],"implementation":[25],"LT":[27,56],"codes":[28],"is":[29,107],"challenging":[30],"due":[31],"to":[32,81,93],"its":[33],"random":[34],"code":[35],"construction":[36],"characteristic":[37],"well":[39],"flexible":[42],"output":[43,74,102],"length.":[44],"In":[45],"this":[46],"paper,":[47],"we":[48],"present":[49],"an":[50],"applicable":[51],"architecture":[52,106],"soft-decision":[55],"decoder":[57],"with":[58],"block":[60],"length":[61],"1024":[63],"bits":[64],"and":[65,73,88,101],"100":[66],"iterations.":[67],"Partly":[68],"parallel":[69,105],"input":[70,99],"node":[71,75],"processing":[72,76],"techniques":[77],"are":[78,91],"both":[79],"adopted":[80],"accelerate":[82],"decoding":[83],"speed.":[84],"An":[85],"router":[87,90],"reverse":[89],"designed":[92],"indicate":[94],"graphic":[96],"connectivity":[97],"between":[98],"nodes":[100],"nodes.":[103],"The":[104],"prototyped":[108],"on":[109],"target":[111],"FPGA":[112],"device.":[113]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}