{"id":"https://openalex.org/W2151185170","doi":"https://doi.org/10.1109/sips.2007.4387626","title":"Adaptive Detection and Concealment Algorithm of Defective Pixel","display_name":"Adaptive Detection and Concealment Algorithm of Defective Pixel","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2151185170","doi":"https://doi.org/10.1109/sips.2007.4387626","mag":"2151185170"},"language":"en","primary_location":{"id":"doi:10.1109/sips.2007.4387626","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2007.4387626","pdf_url":null,"source":{"id":"https://openalex.org/S4210209284","display_name":"SiPS ... design and implementation - IEEE Workshop on Signal Processing Systems","issn_l":"1520-6130","issn":["1520-6130","2374-7390"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Workshop on Signal Processing Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055609108","display_name":"Jeehoon An","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jeehoon An","raw_affiliation_strings":["School of electrical and electronic engineering, Yonsei University, Seoul, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"School of electrical and electronic engineering, Yonsei University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100638533","display_name":"Won\u2010Jae Lee","orcid":"https://orcid.org/0000-0002-1438-8005"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Wonjae Lee","raw_affiliation_strings":["School of electrical and electronic engineering, Yonsei University, Seoul, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"School of electrical and electronic engineering, Yonsei University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101745218","display_name":"Jaeseok Kim","orcid":"https://orcid.org/0000-0002-2533-9292"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaeseok Kim","raw_affiliation_strings":["School of electrical and electronic engineering, Yonsei University, Seoul, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"School of electrical and electronic engineering, Yonsei University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5055609108"],"corresponding_institution_ids":["https://openalex.org/I193775966"],"apc_list":null,"apc_paid":null,"fwci":0.6491,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.73848576,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"651","last_page":"656"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11439","display_name":"Video Analysis and Summarization","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.9224447011947632},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8755769729614258},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7297850251197815},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5958428382873535},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5721674561500549},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.5280749797821045},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.5185818672180176},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.4932524561882019},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4364946782588959},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22155147790908813},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.15510722994804382},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.09834396839141846},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09255528450012207}],"concepts":[{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.9224447011947632},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8755769729614258},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7297850251197815},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5958428382873535},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5721674561500549},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.5280749797821045},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.5185818672180176},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.4932524561882019},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4364946782588959},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22155147790908813},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.15510722994804382},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.09834396839141846},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09255528450012207}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sips.2007.4387626","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2007.4387626","pdf_url":null,"source":{"id":"https://openalex.org/S4210209284","display_name":"SiPS ... design and implementation - IEEE Workshop on Signal Processing Systems","issn_l":"1520-6130","issn":["1520-6130","2374-7390"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Workshop on Signal Processing Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W96697480","https://openalex.org/W1647606319","https://openalex.org/W2071709297","https://openalex.org/W2108118021","https://openalex.org/W2117396329","https://openalex.org/W2140573010","https://openalex.org/W3105060105"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W3135697610","https://openalex.org/W1761969858","https://openalex.org/W2151185170","https://openalex.org/W2170979950","https://openalex.org/W2039299085"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,70],"defective":[4,34,51,75],"pixel":[5],"detection":[6],"algorithm":[7,49,83],"for":[8,44],"CCD/CMOS":[9],"image":[10,59],"sensors":[11],"and":[12,27,60,79],"its":[13],"hardware":[14],"architecture.":[15],"In":[16,39],"previous":[17],"algorithms,":[18],"the":[19,47,55,58],"characteristics":[20,56],"of":[21,57],"images":[22],"have":[23],"not":[24],"been":[25],"considered":[26],"normal":[28],"pixels":[29,35,52,76],"can":[30],"be":[31],"treated":[32],"as":[33],"with":[36,86],"high":[37],"possibility.":[38],"order":[40],"to":[41],"make":[42],"up":[43],"those":[45],"disadvantages,":[46],"proposed":[48,82],"detects":[50],"by":[53],"considering":[54],"verifies":[61],"them":[62],"using":[63,95],"several":[64],"frames":[65],"while":[66],"checking":[67],"scene-changes.":[68],"Whenever":[69],"scene-change":[71],"is":[72],"occurred,":[73],"potentially":[74],"are":[77],"detected":[78],"verified.":[80],"The":[81],"was":[84,93],"implemented":[85],"Verilog":[87],"HDL.":[88],"Total":[89],"logic":[90],"gate":[91],"count":[92],"5.1k":[94],"0.25um":[96],"CMOS":[97],"standard":[98],"cell":[99],"library.":[100]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
