{"id":"https://openalex.org/W2066034821","doi":"https://doi.org/10.1109/sips.2007.4387624","title":"A Cordic-Based Reconfigrable Systolic Array Processor for MIMO-OFDM Wireless Communications","display_name":"A Cordic-Based Reconfigrable Systolic Array Processor for MIMO-OFDM Wireless Communications","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2066034821","doi":"https://doi.org/10.1109/sips.2007.4387624","mag":"2066034821"},"language":"en","primary_location":{"id":"doi:10.1109/sips.2007.4387624","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2007.4387624","pdf_url":null,"source":{"id":"https://openalex.org/S4210209284","display_name":"SiPS ... design and implementation - IEEE Workshop on Signal Processing Systems","issn_l":"1520-6130","issn":["1520-6130","2374-7390"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Workshop on Signal Processing Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073201302","display_name":"Katsutoshi Seki","orcid":"https://orcid.org/0000-0002-5707-0283"},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Katsutoshi Seki","raw_affiliation_strings":["System IP Core Research Laboratories, NEC Corporation Limited, Kawasaki, Japan","System IP Core Research Laboratories, NEC Corp., Kawasaki, Japan, E-mail: k-seki@ap.jp.nec.com"],"affiliations":[{"raw_affiliation_string":"System IP Core Research Laboratories, NEC Corporation Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]},{"raw_affiliation_string":"System IP Core Research Laboratories, NEC Corp., Kawasaki, Japan, E-mail: k-seki@ap.jp.nec.com","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112420467","display_name":"Tomoyoshi Kobori","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomoyoshi Kobori","raw_affiliation_strings":["System IP Core Research Laboratories, NEC Corporation Limited, Kawasaki, Japan","System IP Core Research Laboratories, NEC Corporation, Kawasaki, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"System IP Core Research Laboratories, NEC Corporation Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]},{"raw_affiliation_string":"System IP Core Research Laboratories, NEC Corporation, Kawasaki, Japan#TAB#","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039978821","display_name":"James Okello","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"James Okello","raw_affiliation_strings":["System IP Core Research Laboratories, NEC Corporation Limited, Kawasaki, Japan","System IP Core Research Laboratories, NEC Corporation, Kawasaki, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"System IP Core Research Laboratories, NEC Corporation Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]},{"raw_affiliation_string":"System IP Core Research Laboratories, NEC Corporation, Kawasaki, Japan#TAB#","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011663911","display_name":"M. Ikekawa","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masao Ikekawa","raw_affiliation_strings":["System IP Core Research Laboratories, NEC Corporation Limited, Kawasaki, Japan","System IP Core Research Laboratories, NEC Corporation, Kawasaki, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"System IP Core Research Laboratories, NEC Corporation Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]},{"raw_affiliation_string":"System IP Core Research Laboratories, NEC Corporation, Kawasaki, Japan#TAB#","institution_ids":["https://openalex.org/I118347220"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5073201302"],"corresponding_institution_ids":["https://openalex.org/I118347220"],"apc_list":null,"apc_paid":null,"fwci":0.6333,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.70881797,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"53","issue":null,"first_page":"639","last_page":"644"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cordic","display_name":"CORDIC","score":0.8741797208786011},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7451363801956177},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.6647994518280029},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.6524375677108765},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5683503150939941},{"id":"https://openalex.org/keywords/orthogonal-frequency-division-multiplexing","display_name":"Orthogonal frequency-division multiplexing","score":0.5522647500038147},{"id":"https://openalex.org/keywords/mimo","display_name":"MIMO","score":0.5459460616111755},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5209128260612488},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.5003368854522705},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.4891098141670227},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4867825210094452},{"id":"https://openalex.org/keywords/vector-processor","display_name":"Vector processor","score":0.45513901114463806},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3058033883571625},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.19629952311515808},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.1727536916732788},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.12826907634735107},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08986210823059082}],"concepts":[{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.8741797208786011},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7451363801956177},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.6647994518280029},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.6524375677108765},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5683503150939941},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.5522647500038147},{"id":"https://openalex.org/C207987634","wikidata":"https://www.wikidata.org/wiki/Q176862","display_name":"MIMO","level":3,"score":0.5459460616111755},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5209128260612488},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.5003368854522705},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.4891098141670227},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4867825210094452},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.45513901114463806},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3058033883571625},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.19629952311515808},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.1727536916732788},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.12826907634735107},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08986210823059082},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sips.2007.4387624","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2007.4387624","pdf_url":null,"source":{"id":"https://openalex.org/S4210209284","display_name":"SiPS ... design and implementation - IEEE Workshop on Signal Processing Systems","issn_l":"1520-6130","issn":["1520-6130","2374-7390"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Workshop on Signal Processing Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8100000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1485756991","https://openalex.org/W1670159958","https://openalex.org/W1897531798","https://openalex.org/W2025787141","https://openalex.org/W2083868341","https://openalex.org/W2100297674","https://openalex.org/W2104964016","https://openalex.org/W2111062328","https://openalex.org/W2117026227","https://openalex.org/W2119207405","https://openalex.org/W2122992089","https://openalex.org/W2152567401","https://openalex.org/W2165436236","https://openalex.org/W3143533263","https://openalex.org/W6671353857"],"related_works":["https://openalex.org/W2001339418","https://openalex.org/W2131130963","https://openalex.org/W2150337236","https://openalex.org/W2112333005","https://openalex.org/W2301399139","https://openalex.org/W1554606592","https://openalex.org/W1570524756","https://openalex.org/W2048874106","https://openalex.org/W1997125637","https://openalex.org/W833841031"],"abstract_inverted_index":{"A":[0],"reconfigurable":[1],"systolic":[2],"array":[3,46],"processor":[4,23,70],"based":[5],"on":[6],"a":[7,29,37,55,72],"coordinate":[8],"rotation":[9],"digital":[10],"computer":[11],"(CORDIC)":[12],"algorithm":[13],"is":[14],"proposed":[15],"for":[16,49],"MIMO-OFDM":[17],"baseband":[18],"processing.":[19],"With":[20],"CORDIC,":[21],"the":[22,34,58,69],"provides":[24],"high":[25],"computation":[26],"efficiency,":[27],"and":[28,54],"multi-thread":[30],"interleaving":[31],"architecture":[32],"offers":[33],"advantage":[35],"of":[36,57,63,75,78],"simple":[38],"data":[39],"transfer":[40],"mechanism.":[41],"Also":[42],"presented":[43],"are":[44],"an":[45],"mapping":[47],"method":[48],"calculating":[50],"MMSE":[51],"filter":[52],"coefficients":[53],"comparison":[56],"processor's":[59],"performance":[60],"with":[61],"that":[62,77],"dedicated":[64,79],"hardware.":[65,80],"Despite":[66],"its":[67],"flexibility,":[68],"achieves":[71],"computational":[73],"density":[74],"57%":[76]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}