{"id":"https://openalex.org/W2152782466","doi":"https://doi.org/10.1109/sips.2007.4387602","title":"A Quality Scalable H.264/AVC Baseline Intra Encoder for High Definition Video Applicaitons","display_name":"A Quality Scalable H.264/AVC Baseline Intra Encoder for High Definition Video Applicaitons","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2152782466","doi":"https://doi.org/10.1109/sips.2007.4387602","mag":"2152782466"},"language":"en","primary_location":{"id":"doi:10.1109/sips.2007.4387602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2007.4387602","pdf_url":null,"source":{"id":"https://openalex.org/S4210209284","display_name":"SiPS ... design and implementation - IEEE Workshop on Signal Processing Systems","issn_l":"1520-6130","issn":["1520-6130","2374-7390"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Workshop on Signal Processing Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104048655","display_name":"Chun\u2010Hao Chang","orcid":"https://orcid.org/0000-0002-6009-6521"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Hao Chang","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100362822","display_name":"Jiawei Chen","orcid":"https://orcid.org/0000-0002-8195-1582"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jia-Wei Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060547487","display_name":"Hsiu-Cheng Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsiu-Cheng Chang","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103581506","display_name":"Yao-Chang Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Chang Yang","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027661271","display_name":"Jinn\u2010Shyan Wang","orcid":"https://orcid.org/0000-0001-7638-0802"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jinn-Shyan Wang","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022312926","display_name":"Jiun-In Guo","orcid":"https://orcid.org/0000-0003-0402-2621"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jiun-In Guo","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2785,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.89357459,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"521","last_page":"526"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11165","display_name":"Image and Video Quality Assessment","score":0.9883000254631042,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9835000038146973,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.8364294767379761},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7877346277236938},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6760357618331909},{"id":"https://openalex.org/keywords/baseline","display_name":"Baseline (sea)","score":0.5685058832168579},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5452880859375},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5242645740509033},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.513484537601471},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4919290542602539},{"id":"https://openalex.org/keywords/scalable-video-coding","display_name":"Scalable Video Coding","score":0.442402184009552},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.43166911602020264},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4241357147693634},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.41740065813064575},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3930405378341675},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3291743993759155},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.17607730627059937},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11157718300819397},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07031309604644775}],"concepts":[{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.8364294767379761},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7877346277236938},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6760357618331909},{"id":"https://openalex.org/C12725497","wikidata":"https://www.wikidata.org/wiki/Q810247","display_name":"Baseline (sea)","level":2,"score":0.5685058832168579},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5452880859375},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5242645740509033},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.513484537601471},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4919290542602539},{"id":"https://openalex.org/C133529210","wikidata":"https://www.wikidata.org/wiki/Q1076113","display_name":"Scalable Video Coding","level":3,"score":0.442402184009552},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.43166911602020264},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4241357147693634},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.41740065813064575},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3930405378341675},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3291743993759155},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.17607730627059937},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11157718300819397},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07031309604644775},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C111368507","wikidata":"https://www.wikidata.org/wiki/Q43518","display_name":"Oceanography","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sips.2007.4387602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2007.4387602","pdf_url":null,"source":{"id":"https://openalex.org/S4210209284","display_name":"SiPS ... design and implementation - IEEE Workshop on Signal Processing Systems","issn_l":"1520-6130","issn":["1520-6130","2374-7390"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Workshop on Signal Processing Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1578206006","https://openalex.org/W1759901977","https://openalex.org/W2056083526","https://openalex.org/W2077726702","https://openalex.org/W2115528990","https://openalex.org/W2127370302","https://openalex.org/W2306786615","https://openalex.org/W6678905831"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W1976168335","https://openalex.org/W1950940422","https://openalex.org/W2129146436","https://openalex.org/W2032507829","https://openalex.org/W2556941738"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5,83],"quality":[6],"scalable":[7],"H.264/AVC":[8],"baseline":[9],"intra":[10,32],"encoder":[11],"with":[12,75,78],"two":[13],"hardware":[14,24,40],"sharing":[15,25],"mechanisms":[16],"and":[17,65,71,93],"three":[18],"timing":[19,44],"optimizing":[20,45],"schemes.":[21],"The":[22,42,55],"proposed":[23,43,56,88],"schemes":[26,46],"share":[27],"the":[28,39,51,87],"common":[29],"terms":[30],"among":[31],"prediction":[33],"of":[34,62,96,102],"different":[35,59,79],"modes":[36],"to":[37,49,68,82],"reduce":[38],"cost.":[41],"are":[47],"used":[48],"improve":[50],"data":[52],"throughput":[53],"rate.":[54],"design":[57,89],"supports":[58],"clock":[60,100],"rates":[61],"26/33/47":[63],"MHz":[64,67],"70/85":[66],"encode":[69],"SD":[70],"HD720":[72],"video":[73],"sequences":[74],"30fps":[76],"respectively":[77],"qualities.":[80],"According":[81],"0.13\u03bcm":[84],"CMOS":[85],"technology,":[86],"costs":[90],"170K":[91],"gates":[92],"4.43":[94],"KB":[95],"internal":[97],"SRAM":[98],"at":[99],"rate":[101],"130MHz.":[103]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}