{"id":"https://openalex.org/W2123314928","doi":"https://doi.org/10.1109/sips.2007.4387594","title":"Synthesis of DSP Architectures Using Libraries of Coarse-Grain Configurations","display_name":"Synthesis of DSP Architectures Using Libraries of Coarse-Grain Configurations","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2123314928","doi":"https://doi.org/10.1109/sips.2007.4387594","mag":"2123314928"},"language":"en","primary_location":{"id":"doi:10.1109/sips.2007.4387594","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2007.4387594","pdf_url":null,"source":{"id":"https://openalex.org/S4210209284","display_name":"SiPS ... design and implementation - IEEE Workshop on Signal Processing Systems","issn_l":"1520-6130","issn":["1520-6130","2374-7390"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Workshop on Signal Processing Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113513013","display_name":"Perttu Salmela","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Perttu Salmela","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland. perttu.salmela@tut.fi"],"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland. perttu.salmela@tut.fi","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089461692","display_name":"Chung-Ching Shen","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chung-Ching Shen","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Institute for Advanced Computer Studies, University of Maryland, College Park, MD, USA","University of Maryland, College Park, College Park, United States"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Institute for Advanced Computer Studies, University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"University of Maryland, College Park, College Park, United States","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038036261","display_name":"Shuvra S. Bhattacharyya","orcid":"https://orcid.org/0000-0001-7719-1106"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shuvra S. Bhattacharyya","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Institute for Advanced Computer Studies, University of Maryland, College Park, MD, USA","University of Maryland, College Park, College Park, United States"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Institute for Advanced Computer Studies, University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"University of Maryland, College Park, College Park, United States","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070892606","display_name":"Jarmo Takala","orcid":"https://orcid.org/0000-0003-0097-1010"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jarmo Takala","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland. jarmo.takala@tut.fi"],"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland. jarmo.takala@tut.fi","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5113513013"],"corresponding_institution_ids":["https://openalex.org/I4210133110"],"apc_list":null,"apc_paid":null,"fwci":0.6333,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.72223879,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"475","last_page":"480"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8246163129806519},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5745689272880554},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5642762184143066},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5378996133804321},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5217617154121399},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.45905694365501404},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4502042829990387},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44423770904541016},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.42695707082748413},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.41953903436660767},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.4135648012161255},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3774960935115814},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.34564733505249023},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34097468852996826},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.292431116104126},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.25453415513038635},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.15411362051963806},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.12563717365264893},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11532366275787354}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8246163129806519},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5745689272880554},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5642762184143066},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5378996133804321},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5217617154121399},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.45905694365501404},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4502042829990387},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44423770904541016},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.42695707082748413},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.41953903436660767},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.4135648012161255},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3774960935115814},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.34564733505249023},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34097468852996826},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.292431116104126},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.25453415513038635},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15411362051963806},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.12563717365264893},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11532366275787354},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sips.2007.4387594","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2007.4387594","pdf_url":null,"source":{"id":"https://openalex.org/S4210209284","display_name":"SiPS ... design and implementation - IEEE Workshop on Signal Processing Systems","issn_l":"1520-6130","issn":["1520-6130","2374-7390"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Workshop on Signal Processing Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7300000190734863,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1497294719","https://openalex.org/W1582823543","https://openalex.org/W1584555100","https://openalex.org/W1585939719","https://openalex.org/W1830620847","https://openalex.org/W2091158003","https://openalex.org/W2099897606","https://openalex.org/W2103684670","https://openalex.org/W2105217850","https://openalex.org/W2106334424","https://openalex.org/W2131219594","https://openalex.org/W2132211170","https://openalex.org/W2138362897","https://openalex.org/W2145930857","https://openalex.org/W2163046274","https://openalex.org/W4238754707","https://openalex.org/W6635097213"],"related_works":["https://openalex.org/W2950520577","https://openalex.org/W1501159154","https://openalex.org/W1554644772","https://openalex.org/W2003935582","https://openalex.org/W2494130044","https://openalex.org/W3170887803","https://openalex.org/W74409296","https://openalex.org/W3209384898","https://openalex.org/W4400951174","https://openalex.org/W1595834484"],"abstract_inverted_index":{"The":[0,37,61,76],"implementation":[1],"of":[2,30,47,64,84,86,101],"real-time":[3],"signal":[4],"processing":[5,106],"applications":[6],"calls":[7],"for":[8,25,50,95],"parallelism":[9,55],"to":[10,16,42,129],"avoid":[11],"unpractical":[12],"clock":[13],"frequencies":[14],"and":[15,74,109,125],"lower":[17],"power":[18,110],"consumption.":[19,111],"In":[20],"this":[21,114,127],"paper,":[22],"a":[23,44,82,92,118,130],"method":[24,38,77],"exploring":[26],"the":[27,65,79],"design":[28,66],"space":[29,67],"parallel":[31],"elementary":[32],"computing":[33,48,87],"resources":[34,49],"is":[35,68],"proposed.":[36],"can":[39],"be":[40],"used":[41],"find":[43],"suitable":[45],"set":[46],"processors":[51],"applying":[52,126],"instruction":[53],"level":[54,72],"(ILP)":[56],"or":[57],"pure":[58],"hardware":[59],"designs.":[60],"extensive":[62],"size":[63],"coped":[69],"with":[70],"coarse":[71],"modeling":[73],"evaluation.":[75],"presents":[78],"system":[80],"as":[81],"union":[83],"multisets":[85],"resources.":[88],"This":[89],"formulation":[90],"provides":[91],"general":[93],"framework":[94,115],"efficient,":[96],"multi-objective":[97],"optimization":[98],"in":[99],"terms":[100],"relevant":[102],"cost":[103],"metrics,":[104],"including":[105],"latency,":[107],"area,":[108],"We":[112],"demonstrate":[113],"by":[116],"developing":[117],"multiobjective":[119],"evolutionary":[120],"algorithm":[121,128],"based":[122],"on":[123],"it,":[124],"rake":[131],"receiver":[132],"application.":[133]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}