{"id":"https://openalex.org/W1982627596","doi":"https://doi.org/10.1109/sips.2007.4387589","title":"Novel Complete Passive Equivalent Circuit Model of the Practical 4-OTA-Based Floating Inductor","display_name":"Novel Complete Passive Equivalent Circuit Model of the Practical 4-OTA-Based Floating Inductor","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W1982627596","doi":"https://doi.org/10.1109/sips.2007.4387589","mag":"1982627596"},"language":"en","primary_location":{"id":"doi:10.1109/sips.2007.4387589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2007.4387589","pdf_url":null,"source":{"id":"https://openalex.org/S4210209284","display_name":"SiPS ... design and implementation - IEEE Workshop on Signal Processing Systems","issn_l":"1520-6130","issn":["1520-6130","2374-7390"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Workshop on Signal Processing Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024831694","display_name":"Rawid Banchuin","orcid":"https://orcid.org/0000-0003-4392-8493"},"institutions":[{"id":"https://openalex.org/I82828225","display_name":"King Mongkut's University of Technology North Bangkok","ror":"https://ror.org/04fy6jb97","country_code":"TH","type":"education","lineage":["https://openalex.org/I82828225"]},{"id":"https://openalex.org/I60837268","display_name":"King Mongkut's University of Technology Thonburi","ror":"https://ror.org/0057ax056","country_code":"TH","type":"education","lineage":["https://openalex.org/I60837268"]}],"countries":["TH"],"is_corresponding":true,"raw_author_name":"Rawid Banchuin","raw_affiliation_strings":["VLSI and Al Laboratory, Department of Computer Engineering, Faculty of Engineering, King Mongkut's University of Technology, Bangkok, Thailand","VLSI and AI Laboratory, Department of Computer Engineering, Faculty of Engineering King Mongkut\u00bfs University of Technology Thonburi, Bangkok, Thailand"],"affiliations":[{"raw_affiliation_string":"VLSI and Al Laboratory, Department of Computer Engineering, Faculty of Engineering, King Mongkut's University of Technology, Bangkok, Thailand","institution_ids":["https://openalex.org/I82828225"]},{"raw_affiliation_string":"VLSI and AI Laboratory, Department of Computer Engineering, Faculty of Engineering King Mongkut\u00bfs University of Technology Thonburi, Bangkok, Thailand","institution_ids":["https://openalex.org/I60837268"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068507231","display_name":"Boonruk Chipipop","orcid":null},"institutions":[{"id":"https://openalex.org/I82828225","display_name":"King Mongkut's University of Technology North Bangkok","ror":"https://ror.org/04fy6jb97","country_code":"TH","type":"education","lineage":["https://openalex.org/I82828225"]},{"id":"https://openalex.org/I60837268","display_name":"King Mongkut's University of Technology Thonburi","ror":"https://ror.org/0057ax056","country_code":"TH","type":"education","lineage":["https://openalex.org/I60837268"]}],"countries":["TH"],"is_corresponding":false,"raw_author_name":"Boonruk Chipipop","raw_affiliation_strings":["VLSI and Al Laboratory, Department of Computer Engineering, Faculty of Engineering, King Mongkut's University of Technology, Bangkok, Thailand","VLSI and AI Laboratory, Department of Computer Engineering, Faculty of Engineering King Mongkut\u00bfs University of Technology Thonburi, Bangkok, Thailand"],"affiliations":[{"raw_affiliation_string":"VLSI and Al Laboratory, Department of Computer Engineering, Faculty of Engineering, King Mongkut's University of Technology, Bangkok, Thailand","institution_ids":["https://openalex.org/I82828225"]},{"raw_affiliation_string":"VLSI and AI Laboratory, Department of Computer Engineering, Faculty of Engineering King Mongkut\u00bfs University of Technology Thonburi, Bangkok, Thailand","institution_ids":["https://openalex.org/I60837268"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083855056","display_name":"Booncharoen Sirinaovakul","orcid":"https://orcid.org/0000-0001-8541-1922"},"institutions":[{"id":"https://openalex.org/I60837268","display_name":"King Mongkut's University of Technology Thonburi","ror":"https://ror.org/0057ax056","country_code":"TH","type":"education","lineage":["https://openalex.org/I60837268"]},{"id":"https://openalex.org/I82828225","display_name":"King Mongkut's University of Technology North Bangkok","ror":"https://ror.org/04fy6jb97","country_code":"TH","type":"education","lineage":["https://openalex.org/I82828225"]}],"countries":["TH"],"is_corresponding":false,"raw_author_name":"Booncharoen Sirinaovakul","raw_affiliation_strings":["VLSI and Al Laboratory, Department of Computer Engineering, Faculty of Engineering, King Mongkut's University of Technology, Bangkok, Thailand","VLSI and AI Laboratory, Department of Computer Engineering, Faculty of Engineering King Mongkut\u00bfs University of Technology Thonburi, Bangkok, Thailand"],"affiliations":[{"raw_affiliation_string":"VLSI and Al Laboratory, Department of Computer Engineering, Faculty of Engineering, King Mongkut's University of Technology, Bangkok, Thailand","institution_ids":["https://openalex.org/I82828225"]},{"raw_affiliation_string":"VLSI and AI Laboratory, Department of Computer Engineering, Faculty of Engineering King Mongkut\u00bfs University of Technology Thonburi, Bangkok, Thailand","institution_ids":["https://openalex.org/I60837268"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5024831694"],"corresponding_institution_ids":["https://openalex.org/I60837268","https://openalex.org/I82828225"],"apc_list":null,"apc_paid":null,"fwci":0.2611,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59149109,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"147","issue":null,"first_page":"447","last_page":"451"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.8446359634399414},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.795813262462616},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.6614028215408325},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6503534317016602},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45556262135505676},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.4408860206604004},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.43975627422332764},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4261830449104309},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.36377978324890137},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31679826974868774},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11573904752731323},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10366278886795044}],"concepts":[{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.8446359634399414},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.795813262462616},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.6614028215408325},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6503534317016602},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45556262135505676},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.4408860206604004},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.43975627422332764},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4261830449104309},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.36377978324890137},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31679826974868774},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11573904752731323},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10366278886795044}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sips.2007.4387589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2007.4387589","pdf_url":null,"source":{"id":"https://openalex.org/S4210209284","display_name":"SiPS ... design and implementation - IEEE Workshop on Signal Processing Systems","issn_l":"1520-6130","issn":["1520-6130","2374-7390"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Workshop on Signal Processing Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1525529650","https://openalex.org/W1571242828","https://openalex.org/W2020023169","https://openalex.org/W2027774210","https://openalex.org/W2039404188","https://openalex.org/W2106113202","https://openalex.org/W2117511608","https://openalex.org/W2134458360","https://openalex.org/W2146855769","https://openalex.org/W2159469281","https://openalex.org/W2161262928","https://openalex.org/W2197371730","https://openalex.org/W2532282108","https://openalex.org/W2545127652","https://openalex.org/W3215260922","https://openalex.org/W4300356733","https://openalex.org/W6687595371"],"related_works":["https://openalex.org/W2229772108","https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2144789955","https://openalex.org/W2113058922","https://openalex.org/W2031341053","https://openalex.org/W1995832295","https://openalex.org/W1981776476","https://openalex.org/W2124196078","https://openalex.org/W4241238243"],"abstract_inverted_index":{"In":[0],"this":[1],"research,":[2],"the":[3,10,27,49,74,79,82,90,99,114,123,136,139,145,148],"practical":[4],"4-OTA-based":[5],"floating":[6,125],"inductor":[7],"based":[8],"upon":[9],"often":[11],"cited":[12],"monolithic":[13,140],"CMOS":[14,141],"technology":[15,142],"has":[16,42,52,59,94,105],"been":[17,38,43,54,60,96,106],"studied":[18],"and":[19,33,135],"its":[20,129],"complete":[21],"passive":[22,101],"equivalent":[23,102],"circuit":[24,103],"model,":[25],"where":[26],"effects":[28],"of":[29,48,81,116,138,147],"both":[30],"parasitic":[31],"elements":[32],"finite":[34],"opened-loop":[35],"bandwidth":[36],"have":[37],"taken":[39],"into":[40],"account,":[41],"proposed.":[44,97],"The":[45,56],"accuracy":[46],"evaluation":[47],"proposed":[50,100],"model":[51,58,104],"also":[53,95],"performed.":[55],"resulting":[57],"found":[61,107],"to":[62,88,108,128],"be":[63,109],"excellently":[64],"accurate":[65,92],"with":[66],"a":[67,110],"considerably":[68,130],"very":[69,131],"small":[70,132],"average":[71,133],"error.":[72],"Furthermore,":[73],"further":[75],"study":[76],"which":[77,121,143],"is":[78],"inclusion":[80],"mismatches":[83,149],"among":[84,150],"OTAs":[85],"in":[86],"order":[87],"obtain":[89],"most":[91],"results":[93],"However,":[98],"convenience":[111],"tool":[112],"for":[113],"design":[115],"any":[117],"signal":[118],"processing":[119],"circuits":[120],"require":[122],"CMOS-OTA-based":[124],"inductors":[126],"due":[127],"error":[134],"nature":[137],"allows":[144],"exclusion":[146],"OTAs.":[151]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}