{"id":"https://openalex.org/W1998496295","doi":"https://doi.org/10.1109/sips.2007.4387533","title":"Low Power Multipliers Using Enhenced Row Bypassing Schemes","display_name":"Low Power Multipliers Using Enhenced Row Bypassing Schemes","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W1998496295","doi":"https://doi.org/10.1109/sips.2007.4387533","mag":"1998496295"},"language":"en","primary_location":{"id":"doi:10.1109/sips.2007.4387533","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2007.4387533","pdf_url":null,"source":{"id":"https://openalex.org/S4210209284","display_name":"SiPS ... design and implementation - IEEE Workshop on Signal Processing Systems","issn_l":"1520-6130","issn":["1520-6130","2374-7390"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Workshop on Signal Processing Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019252212","display_name":"Yin\u2010Tsung Hwang","orcid":"https://orcid.org/0000-0001-9233-0477"},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yin-Tsung Hwang","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","Department of Electrical Engineering , National Chung-Hsing University, Taichung, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]},{"raw_affiliation_string":"Department of Electrical Engineering , National Chung-Hsing University, Taichung, Taiwan#TAB#","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000277158","display_name":"Jin\u2010Fa Lin","orcid":"https://orcid.org/0000-0001-6240-6055"},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jin-Fa Lin","raw_affiliation_strings":["Department of Electronic Engineering, National Yunlin University of Science and Technology, Toulin, Yunlin, Taiwan","Department of Electronic Engineering, National Yunlin University of Science & Technology Touliu, Yunlin, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Yunlin University of Science and Technology, Toulin, Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]},{"raw_affiliation_string":"Department of Electronic Engineering, National Yunlin University of Science & Technology Touliu, Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019598631","display_name":"Ming\u2010Hwa Sheu","orcid":"https://orcid.org/0000-0002-8417-474X"},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Hwa Sheu","raw_affiliation_strings":["Department of Electronic Engineering, National Yunlin University of Science and Technology, Toulin, Yunlin, Taiwan","Department of Electronic Engineering, National Yunlin University of Science & Technology Touliu, Yunlin, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Yunlin University of Science and Technology, Toulin, Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]},{"raw_affiliation_string":"Department of Electronic Engineering, National Yunlin University of Science & Technology Touliu, Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078034207","display_name":"Chia-Jen Sheu","orcid":null},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Jen Sheu","raw_affiliation_strings":["Department of Electronic Engineering, National Yunlin University of Science and Technology, Toulin, Yunlin, Taiwan","Department of Electronic Engineering, National Yunlin University of Science & Technology Touliu, Yunlin, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Yunlin University of Science and Technology, Toulin, Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]},{"raw_affiliation_string":"Department of Electronic Engineering, National Yunlin University of Science & Technology Touliu, Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5019252212"],"corresponding_institution_ids":["https://openalex.org/I162838928"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.07465362,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"136","last_page":"141"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.7542329430580139},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.7256670594215393},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6681661605834961},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.666763424873352},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6159080266952515},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5582743287086487},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.5457803606987},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4980201721191406},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4688877761363983},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.360397607088089},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3567379117012024},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35279276967048645},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3472954034805298},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3419749140739441},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.30322057008743286},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17685922980308533},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12241283059120178},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11838987469673157}],"concepts":[{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.7542329430580139},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.7256670594215393},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6681661605834961},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.666763424873352},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6159080266952515},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5582743287086487},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.5457803606987},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4980201721191406},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4688877761363983},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.360397607088089},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3567379117012024},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35279276967048645},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3472954034805298},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3419749140739441},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.30322057008743286},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17685922980308533},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12241283059120178},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11838987469673157},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sips.2007.4387533","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2007.4387533","pdf_url":null,"source":{"id":"https://openalex.org/S4210209284","display_name":"SiPS ... design and implementation - IEEE Workshop on Signal Processing Systems","issn_l":"1520-6130","issn":["1520-6130","2374-7390"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Workshop on Signal Processing Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1571837316","https://openalex.org/W1633471522","https://openalex.org/W1785410663","https://openalex.org/W1794223190","https://openalex.org/W1856998582","https://openalex.org/W2098123161","https://openalex.org/W2110554333","https://openalex.org/W2135955108","https://openalex.org/W2138534441","https://openalex.org/W2141849037","https://openalex.org/W2153935355","https://openalex.org/W2160801589","https://openalex.org/W2166243422","https://openalex.org/W2533272068"],"related_works":["https://openalex.org/W3170806431","https://openalex.org/W2072220574","https://openalex.org/W4285082868","https://openalex.org/W2357289797","https://openalex.org/W2162004439","https://openalex.org/W2558076308","https://openalex.org/W2039899645","https://openalex.org/W4317402486","https://openalex.org/W2371342700","https://openalex.org/W2120552212"],"abstract_inverted_index":{"In":[0,30],"this":[1],"paper,":[2],"we":[3],"proposed":[4,66,105,135],"two":[5],"novel":[6],"low":[7],"power":[8,20,74,111,142,158],"multipliers":[9],"based":[10],"on":[11,37,109,117],"enhanced":[12],"row":[13],"bypassing":[14],"schemes.":[15],"The":[16,65,121,134],"essence":[17],"of":[18,42,101,124,151],"the":[19,49,71,86,102,114,157],"saving":[21,112,143,159],"idea":[22],"is":[23],"eliminating":[24],"unnecessary":[25],"computation":[26],"via":[27,90],"signal":[28,63],"bypassing.":[29,64],"an":[31],"array":[32],"multiplier,":[33],"futile":[34],"computations":[35],"occur":[36],"those":[38],"columns":[39],"or":[40],"rows":[41],"adder":[43],"corresponding":[44],"to":[45,55,61,78,129],"zero":[46],"bits":[47],"in":[48,81],"input":[50,56],"operands.":[51],"Previous":[52],"designs":[53,126,136],"resort":[54],"gating":[57],"and":[58,84,113,131,140,156],"output":[59],"multiplexing":[60,87],"accomplish":[62],"designs,":[67],"however,":[68],"successfully":[69],"resolve":[70],"adverse":[72],"DC":[73],"consumption":[75],"problem":[76],"due":[77],"voltage":[79],"loss":[80],"gated":[82],"signals":[83],"implement":[85],"mechanism":[88],"cleverly":[89],"clock":[91],"CMOS":[92],"(C":[93],"<sup":[94],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[95,154],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[96],"MOS)":[97],"circuitry.":[98],"Two":[99],"versions":[100],"design":[103],"are":[104,127],"with":[106],"one":[107],"emphasizing":[108],"maximizing":[110],"other":[115],"focusing":[116],"reduced":[118],"circuit":[119,122],"complexity.":[120],"overheads":[123],"both":[125],"confined":[128],"23.4%":[130],"12.8%,":[132],"respectively.":[133],"also":[137],"achieve":[138],"better":[139],"consistent":[141],"than":[144],"previous":[145],"work":[146],"under":[147],"a":[148],"wide":[149],"range":[150],"V":[152],"<inf":[153],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">dd</inf>":[155],"can":[160],"be":[161],"as":[162,164],"high":[163],"17%.":[165]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}