{"id":"https://openalex.org/W4237675624","doi":"https://doi.org/10.1109/simsym.2003.1192831","title":"A simulation tool for evaluating shared memory systems","display_name":"A simulation tool for evaluating shared memory systems","publication_year":2003,"publication_date":"2003-08-27","ids":{"openalex":"https://openalex.org/W4237675624","doi":"https://doi.org/10.1109/simsym.2003.1192831"},"language":"en","primary_location":{"id":"doi:10.1109/simsym.2003.1192831","is_oa":false,"landing_page_url":"https://doi.org/10.1109/simsym.2003.1192831","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"36th Annual Simulation Symposium, 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101921252","display_name":"Jie Tao","orcid":"https://orcid.org/0000-0002-9387-2507"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Jie Tao","raw_affiliation_strings":["Lehrstuhl f\u00fcr Rechnertechnik und Rechnerorganisation, Institut f\u00fcr Informatik, Technische Universit\u00e4t M\u00fcnchen, Garching, Germany"],"affiliations":[{"raw_affiliation_string":"Lehrstuhl f\u00fcr Rechnertechnik und Rechnerorganisation, Institut f\u00fcr Informatik, Technische Universit\u00e4t M\u00fcnchen, Garching, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048390178","display_name":"M. Schulz","orcid":null},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Schulz","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035752710","display_name":"W. Karl","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"W. Karl","raw_affiliation_strings":["Lehrstuhl f\u00fcr Rechnertechnik und Rechnerorganisation, Institut f\u00fcr Informatik, Technische Universit\u00e4t M\u00fcnchen, Garching, Germany"],"affiliations":[{"raw_affiliation_string":"Lehrstuhl f\u00fcr Rechnertechnik und Rechnerorganisation, Institut f\u00fcr Informatik, Technische Universit\u00e4t M\u00fcnchen, Garching, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101921252"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":0.2515,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.61412567,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"335","last_page":"342"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8528081774711609},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.615913450717926},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.579727828502655},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5645521879196167},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5352535843849182},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5144169926643372},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5073356032371521},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4579876661300659},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.4552740454673767},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.450268030166626},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.44808992743492126},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.4270825982093811},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.42618680000305176},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4141952395439148},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.4126540422439575},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.3611662685871124},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.34099701046943665},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.3095640242099762},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.2748304605484009},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.12686491012573242}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8528081774711609},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.615913450717926},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.579727828502655},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5645521879196167},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5352535843849182},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5144169926643372},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5073356032371521},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4579876661300659},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.4552740454673767},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.450268030166626},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.44808992743492126},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.4270825982093811},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.42618680000305176},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4141952395439148},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.4126540422439575},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.3611662685871124},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.34099701046943665},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.3095640242099762},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2748304605484009},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.12686491012573242},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/simsym.2003.1192831","is_oa":false,"landing_page_url":"https://doi.org/10.1109/simsym.2003.1192831","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"36th Annual Simulation Symposium, 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2270763743","https://openalex.org/W2339366892","https://openalex.org/W2247651031","https://openalex.org/W126098351","https://openalex.org/W254684032","https://openalex.org/W1974211070","https://openalex.org/W1998129367","https://openalex.org/W2145484885","https://openalex.org/W1560342753","https://openalex.org/W2183984965"],"abstract_inverted_index":{"Presents":[0],"an":[1,89],"execution-driven":[2],"simulator":[3],"called":[4],"SIMT":[5,29,73],"which":[6],"models":[7,56],"the":[8,32,42,67,77,102,107,117],"parallel":[9],"execution":[10],"of":[11,61,69,79,109],"applications":[12,115],"on":[13,21,31,85],"multiprocessor":[14],"systems":[15],"with":[16],"global":[17],"memory":[18,33,43,70,118],"abstractions.":[19],"Based":[20],"Augmint,":[22],"a":[23,57],"simulation":[24],"toolkit":[25],"for":[26,38,94],"Intel":[27],"architectures,":[28],"focuses":[30],"hierarchy":[34],"and":[35,40,49,82,91,97,105,116],"contains":[36],"facilities":[37],"designing":[39],"evaluating":[41],"system,":[44],"especially":[45],"cache":[46],"coherence":[47],"schemes":[48],"data":[50,65],"allocation":[51],"policies.":[52],"In":[53],"addition,":[54],"it":[55],"hardware":[58,81],"monitor":[59],"capable":[60],"collecting":[62],"comprehensive":[63,92],"performance":[64],"in":[66,112],"form":[68],"access":[71],"histograms.":[72],"allows":[74],"to":[75,100,114],"study":[76],"impact":[78],"various":[80],"software":[83],"techniques":[84],"performance.":[86],"It":[87],"is":[88],"easy-to-use":[90],"tool":[93],"system":[95],"designers":[96],"architecture":[98],"developers":[99],"improve":[101],"existing":[103],"infrastructure":[104],"enables":[106],"exploration":[108],"novel":[110],"approaches":[111],"relation":[113],"system.":[119]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}