{"id":"https://openalex.org/W2110429641","doi":"https://doi.org/10.1109/simsym.2002.1000173","title":"Breaking the memory bottleneck with an optical data path","display_name":"Breaking the memory bottleneck with an optical data path","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W2110429641","doi":"https://doi.org/10.1109/simsym.2002.1000173","mag":"2110429641"},"language":"en","primary_location":{"id":"doi:10.1109/simsym.2002.1000173","is_oa":false,"landing_page_url":"https://doi.org/10.1109/simsym.2002.1000173","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 35th Annual Simulation Symposium. SS 2002","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084181995","display_name":"Jason E. Fritts","orcid":null},"institutions":[{"id":"https://openalex.org/I204465549","display_name":"Washington University in St. Louis","ror":"https://ror.org/01yc7t268","country_code":"US","type":"education","lineage":["https://openalex.org/I204465549"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J.E. Fritts","raw_affiliation_strings":["Computer and Communications Research Center, Washington University, Saint Louis, MO, USA","Comput. & Commun. Res. Center, Washington Univ., St. Louis, MO, USA"],"affiliations":[{"raw_affiliation_string":"Computer and Communications Research Center, Washington University, Saint Louis, MO, USA","institution_ids":["https://openalex.org/I204465549"]},{"raw_affiliation_string":"Comput. & Commun. Res. Center, Washington Univ., St. Louis, MO, USA","institution_ids":["https://openalex.org/I204465549"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006814645","display_name":"Roger D. Chamberlain","orcid":"https://orcid.org/0000-0002-7207-6106"},"institutions":[{"id":"https://openalex.org/I204465549","display_name":"Washington University in St. Louis","ror":"https://ror.org/01yc7t268","country_code":"US","type":"education","lineage":["https://openalex.org/I204465549"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.D. Chamberlain","raw_affiliation_strings":["Computer and Communications Research Center, Washington University, Saint Louis, MO, USA","Comput. & Commun. Res. Center, Washington Univ., St. Louis, MO, USA"],"affiliations":[{"raw_affiliation_string":"Computer and Communications Research Center, Washington University, Saint Louis, MO, USA","institution_ids":["https://openalex.org/I204465549"]},{"raw_affiliation_string":"Comput. & Commun. Res. Center, Washington Univ., St. Louis, MO, USA","institution_ids":["https://openalex.org/I204465549"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5084181995"],"corresponding_institution_ids":["https://openalex.org/I204465549"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.19289783,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"10","issue":null,"first_page":"352","last_page":"362"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7557120323181152},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6642062664031982},{"id":"https://openalex.org/keywords/uniprocessor-system","display_name":"Uniprocessor system","score":0.6023231744766235},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5865933895111084},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.481638103723526},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.477560818195343},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.46777692437171936},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4130752384662628},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3970574736595154},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36657625436782837},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3047676384449005},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2984292805194855},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.2293308675289154},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13344672322273254}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7557120323181152},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6642062664031982},{"id":"https://openalex.org/C79189994","wikidata":"https://www.wikidata.org/wiki/Q3488021","display_name":"Uniprocessor system","level":3,"score":0.6023231744766235},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5865933895111084},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.481638103723526},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.477560818195343},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.46777692437171936},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4130752384662628},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3970574736595154},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36657625436782837},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3047676384449005},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2984292805194855},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.2293308675289154},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13344672322273254}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/simsym.2002.1000173","is_oa":false,"landing_page_url":"https://doi.org/10.1109/simsym.2002.1000173","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 35th Annual Simulation Symposium. SS 2002","raw_type":"proceedings-article"},{"id":"pmh:ADA436219","is_oa":false,"landing_page_url":"http://oai.dtic.mil/oai/oai?&verb=getRecord&metadataPrefix=html&identifier=ADA436219","pdf_url":null,"source":{"id":"https://openalex.org/S4406923043","display_name":"Defense Technical Information Center (DTIC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DTIC AND NTIS","raw_type":"Text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W50812715","https://openalex.org/W121276082","https://openalex.org/W1951108950","https://openalex.org/W1972717209","https://openalex.org/W1982916943","https://openalex.org/W2100335359","https://openalex.org/W2100551212","https://openalex.org/W2102081731","https://openalex.org/W2117285153","https://openalex.org/W2128152474","https://openalex.org/W2135731874","https://openalex.org/W2163731711","https://openalex.org/W2180318942","https://openalex.org/W2242293693","https://openalex.org/W4236258190","https://openalex.org/W6602081833","https://openalex.org/W6641226911","https://openalex.org/W6680151223","https://openalex.org/W6817363484"],"related_works":["https://openalex.org/W2251179013","https://openalex.org/W187634521","https://openalex.org/W4365788328","https://openalex.org/W2547220881","https://openalex.org/W1603816627","https://openalex.org/W2532617734","https://openalex.org/W2051299913","https://openalex.org/W2563048488","https://openalex.org/W2056138949","https://openalex.org/W2121769217"],"abstract_inverted_index":{"We":[0,126],"demonstrate":[1],"the":[2,15,42,52,58,61,108,113,128,145,150],"capability":[3],"of":[4,10,30,41,44,60,71,74,131,138],"optical":[5,46,67,84,109],"buses":[6],"in":[7,20,49,56],"enabling":[8],"orders":[9],"magnitude":[11],"greater":[12,119],"bandwidth":[13,53,120,147,171],"between":[14,112,153],"processor":[16,34,114,154],"and":[17,55,76,87,115,155,183],"off-chip":[18,161],"memory":[19,116,162],"a":[21,26,31,38,136],"uniprocessor":[22],"computer":[23],"system.":[24],"Through":[25],"simulation-based":[27],"performance":[28,129],"analysis":[29],"1":[32],"GHz":[33],"model,":[35],"we":[36,142],"provide":[37,82],"preliminary":[39],"evaluation":[40],"benefits":[43],"an":[45],"processor-to-memory":[47,63],"bus":[48],"both":[50],"eliminating":[51],"bottleneck":[54],"reducing":[57,158],"impact":[59,130],"increasing":[62],"latency":[64,124,163,180],"gap.":[65],"The":[66],"technology":[68],"is":[69],"constructed":[70],"two-dimensional":[72],"arrays":[73],"lasers":[75],"detectors":[77],"bonded":[78],"to":[79],"silicon":[80],"that":[81,144],"high-speed":[83],"I/O":[85],"on":[86,135,166],"off":[88],"chip.":[89],"These":[90],"chip-to-chip":[91],"light":[92],"paths":[93],"may":[94],"be":[95],"designed":[96],"using":[97],"either":[98],"rigid":[99],"free-space":[100],"optics":[101],"or":[102],"flexible":[103],"fiber":[104],"image":[105],"guides.":[106],"Utilizing":[107],"data":[110],"path":[111],"provides":[117],"significantly":[118],"with":[121],"no":[122],"appreciable":[123],"penalty.":[125],"assess":[127],"this":[132],"architecture":[133],"enhancement":[134],"number":[137],"media":[139],"applications.":[140],"Overall":[141],"found":[143],"increased":[146],"nearly":[148],"eliminates":[149],"transfer":[151],"time":[152],"memory,":[156],"effectively":[157],"degradation":[159],"from":[160],"by":[164],"50%":[165],"average.":[167],"Additionally,":[168],"substantial":[169],"extra":[170],"remains":[172],"for":[173],"more":[174],"bandwidth-intensive":[175],"architectural":[176],"options":[177],"like":[178],"aggressive":[179],"hiding":[181],"techniques":[182],"single-chip":[184],"multiprocessors.":[185]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}