{"id":"https://openalex.org/W1987614389","doi":"https://doi.org/10.1109/sies.2010.5551400","title":"Design and implementation of a suitable core for on-chip long-term verification","display_name":"Design and implementation of a suitable core for on-chip long-term verification","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W1987614389","doi":"https://doi.org/10.1109/sies.2010.5551400","mag":"1987614389"},"language":"en","primary_location":{"id":"doi:10.1109/sies.2010.5551400","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sies.2010.5551400","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Industrial Embedded System (SIES)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://idus.us.es/xmlui/handle/11441/52637","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049073425","display_name":"J. Viejo","orcid":"https://orcid.org/0000-0001-7543-5082"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"J. Viejo","raw_affiliation_strings":["Grupo ID2, Investigacion y Desarrollo Digital, Departamento de Tecnologia Electronica, E. T. S. Ing. Informatica, Universidad de Sevilla, Seville, Spain","Grupo ID2 (Investigacion y Desarrollo Digital), Departamento de Tecnologia Electronica-Universidad de Sevilla, E. T. S. Ing. Informatica, Campus Universitario Reina Mercedes, 41012 Sevilla (SPAIN)"],"affiliations":[{"raw_affiliation_string":"Grupo ID2, Investigacion y Desarrollo Digital, Departamento de Tecnologia Electronica, E. T. S. Ing. Informatica, Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Grupo ID2 (Investigacion y Desarrollo Digital), Departamento de Tecnologia Electronica-Universidad de Sevilla, E. T. S. Ing. Informatica, Campus Universitario Reina Mercedes, 41012 Sevilla (SPAIN)","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090013123","display_name":"J.I. Villar","orcid":null},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. I. Villar","raw_affiliation_strings":["Grupo ID2, Investigacion y Desarrollo Digital, Departamento de Tecnologia Electronica, E. T. S. Ing. Informatica, Universidad de Sevilla, Seville, Spain","Grupo ID2 (Investigacion y Desarrollo Digital), Departamento de Tecnologia Electronica-Universidad de Sevilla, E. T. S. Ing. Informatica, Campus Universitario Reina Mercedes, 41012 Sevilla (SPAIN)"],"affiliations":[{"raw_affiliation_string":"Grupo ID2, Investigacion y Desarrollo Digital, Departamento de Tecnologia Electronica, E. T. S. Ing. Informatica, Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Grupo ID2 (Investigacion y Desarrollo Digital), Departamento de Tecnologia Electronica-Universidad de Sevilla, E. T. S. Ing. Informatica, Campus Universitario Reina Mercedes, 41012 Sevilla (SPAIN)","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075541180","display_name":"J. Juan","orcid":"https://orcid.org/0000-0001-6830-7576"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Juan","raw_affiliation_strings":["Grupo ID2, Investigacion y Desarrollo Digital, Departamento de Tecnologia Electronica, E. T. S. Ing. Informatica, Universidad de Sevilla, Seville, Spain","Grupo ID2 (Investigacion y Desarrollo Digital), Departamento de Tecnologia Electronica-Universidad de Sevilla, E. T. S. Ing. Informatica, Campus Universitario Reina Mercedes, 41012 Sevilla (SPAIN)"],"affiliations":[{"raw_affiliation_string":"Grupo ID2, Investigacion y Desarrollo Digital, Departamento de Tecnologia Electronica, E. T. S. Ing. Informatica, Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Grupo ID2 (Investigacion y Desarrollo Digital), Departamento de Tecnologia Electronica-Universidad de Sevilla, E. T. S. Ing. Informatica, Campus Universitario Reina Mercedes, 41012 Sevilla (SPAIN)","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007953130","display_name":"A. Mill\u00e1n","orcid":"https://orcid.org/0000-0002-1788-8574"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Millan","raw_affiliation_strings":["Grupo ID2, Investigacion y Desarrollo Digital, Departamento de Tecnologia Electronica, E. T. S. Ing. Informatica, Universidad de Sevilla, Seville, Spain","Grupo ID2 (Investigacion y Desarrollo Digital), Departamento de Tecnologia Electronica-Universidad de Sevilla, E. T. S. Ing. Informatica, Campus Universitario Reina Mercedes, 41012 Sevilla (SPAIN)"],"affiliations":[{"raw_affiliation_string":"Grupo ID2, Investigacion y Desarrollo Digital, Departamento de Tecnologia Electronica, E. T. S. Ing. Informatica, Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Grupo ID2 (Investigacion y Desarrollo Digital), Departamento de Tecnologia Electronica-Universidad de Sevilla, E. T. S. Ing. Informatica, Campus Universitario Reina Mercedes, 41012 Sevilla (SPAIN)","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032060810","display_name":"M.J. Bellido","orcid":"https://orcid.org/0000-0002-5092-6042"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. J. Bellido","raw_affiliation_strings":["Grupo ID2, Investigacion y Desarrollo Digital, Departamento de Tecnologia Electronica, E. T. S. Ing. Informatica, Universidad de Sevilla, Seville, Spain","Grupo ID2 (Investigacion y Desarrollo Digital), Departamento de Tecnologia Electronica-Universidad de Sevilla, E. T. S. Ing. Informatica, Campus Universitario Reina Mercedes, 41012 Sevilla (SPAIN)"],"affiliations":[{"raw_affiliation_string":"Grupo ID2, Investigacion y Desarrollo Digital, Departamento de Tecnologia Electronica, E. T. S. Ing. Informatica, Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Grupo ID2 (Investigacion y Desarrollo Digital), Departamento de Tecnologia Electronica-Universidad de Sevilla, E. T. S. Ing. Informatica, Campus Universitario Reina Mercedes, 41012 Sevilla (SPAIN)","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060981527","display_name":"E. Ost\u00faa","orcid":"https://orcid.org/0000-0002-6454-7676"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"E. Ostua","raw_affiliation_strings":["Grupo ID2, Investigacion y Desarrollo Digital, Departamento de Tecnologia Electronica, E. T. S. Ing. Informatica, Universidad de Sevilla, Seville, Spain","Grupo ID2 (Investigacion y Desarrollo Digital), Departamento de Tecnologia Electronica-Universidad de Sevilla, E. T. S. Ing. Informatica, Campus Universitario Reina Mercedes, 41012 Sevilla (SPAIN)"],"affiliations":[{"raw_affiliation_string":"Grupo ID2, Investigacion y Desarrollo Digital, Departamento de Tecnologia Electronica, E. T. S. Ing. Informatica, Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Grupo ID2 (Investigacion y Desarrollo Digital), Departamento de Tecnologia Electronica-Universidad de Sevilla, E. T. S. Ing. Informatica, Campus Universitario Reina Mercedes, 41012 Sevilla (SPAIN)","institution_ids":["https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5049073425"],"corresponding_institution_ids":["https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07922932,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"234","last_page":"237"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7814264297485352},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7151046991348267},{"id":"https://openalex.org/keywords/reusability","display_name":"Reusability","score":0.6705185174942017},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.6457885503768921},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6347911953926086},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5665935277938843},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5490772724151611},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.5408179759979248},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.5106211304664612},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.466231107711792},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4427894353866577},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.4390968680381775},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.4387859106063843},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3940814137458801},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34973853826522827},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12637481093406677}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7814264297485352},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7151046991348267},{"id":"https://openalex.org/C137981799","wikidata":"https://www.wikidata.org/wiki/Q1369184","display_name":"Reusability","level":3,"score":0.6705185174942017},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.6457885503768921},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6347911953926086},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5665935277938843},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5490772724151611},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.5408179759979248},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.5106211304664612},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.466231107711792},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4427894353866577},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.4390968680381775},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.4387859106063843},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3940814137458801},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34973853826522827},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12637481093406677},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/sies.2010.5551400","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sies.2010.5551400","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Industrial Embedded System (SIES)","raw_type":"proceedings-article"},{"id":"pmh:oai:idus.us.es:11441/52637","is_oa":true,"landing_page_url":"https://idus.us.es/xmlui/handle/11441/52637","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:idus.us.es:11441/52637","is_oa":true,"landing_page_url":"https://idus.us.es/xmlui/handle/11441/52637","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332162","display_name":"Centers for Disease Control and Prevention","ror":"https://ror.org/042twtr12"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1627303300","https://openalex.org/W1978862029","https://openalex.org/W2115222032","https://openalex.org/W2125502267","https://openalex.org/W2149130205","https://openalex.org/W2154541580","https://openalex.org/W2472445012","https://openalex.org/W2532375488","https://openalex.org/W4242704051","https://openalex.org/W6636636491","https://openalex.org/W6644718789","https://openalex.org/W6996787084"],"related_works":["https://openalex.org/W3036403349","https://openalex.org/W2392047570","https://openalex.org/W2035244079","https://openalex.org/W2361881307","https://openalex.org/W2962898432","https://openalex.org/W4205300843","https://openalex.org/W4301348901","https://openalex.org/W2350806125","https://openalex.org/W3155012083","https://openalex.org/W2059150015"],"abstract_inverted_index":{"Traditional":[0],"on-chip":[1,99],"and":[2,51,78,80],"off-chip":[3],"logic":[4,50],"analyzers":[5],"present":[6],"important":[7],"shortcomings":[8],"when":[9],"used":[10],"for":[11,33],"the":[12,20,46,60,64,86],"long-term":[13,34],"verification":[14,25,35,42,87],"of":[15,36,63,88],"industrial":[16,91],"embedded":[17],"systems,":[18],"forcing":[19],"designer":[21],"to":[22,58,85],"implement":[23],"ad-hoc":[24],"solutions.":[26],"This":[27],"contribution":[28],"presents":[29],"a":[30,41,52,67,89],"suitable":[31],"solution":[32],"FPGA-based":[37],"designs":[38],"consisting":[39],"on":[40,74],"core":[43,71],"that":[44],"uses":[45],"Picoblaze":[47],"microcontroller,":[48],"dedicated":[49],"serial":[53],"port":[54],"communication":[55],"in":[56,66],"order":[57],"monitor":[59],"internal":[61],"signals":[62],"system":[65],"continuous":[68],"way.":[69],"The":[70],"design":[72],"focuses":[73],"low":[75],"resource":[76],"requirements":[77],"reusability":[79],"has":[81],"been":[82],"successfully":[83],"applied":[84],"real":[90],"synchronization":[92],"platform":[93],"showing":[94],"remarkable":[95],"advantages":[96],"over":[97],"commercial":[98],"solutions":[100],"like":[101],"Xilinx's":[102],"ChipScope":[103],"Pro.":[104]},"counts_by_year":[],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}