{"id":"https://openalex.org/W2083949196","doi":"https://doi.org/10.1109/sies.2010.5551375","title":"L2 cache modeling based on address modification for native co-simulation in systemc","display_name":"L2 cache modeling based on address modification for native co-simulation in systemc","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W2083949196","doi":"https://doi.org/10.1109/sies.2010.5551375","mag":"2083949196"},"language":"en","primary_location":{"id":"doi:10.1109/sies.2010.5551375","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sies.2010.5551375","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Industrial Embedded System (SIES)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090623904","display_name":"Sara Real Castelao","orcid":"https://orcid.org/0000-0003-0167-865X"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"S. Real","raw_affiliation_strings":["Microelectronic Engineering Group TEISA, University of Cantabria, Santander, Spain","[Microelectronic Engineering Group TEISA, University of Cantabria, Santander, Spain]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Engineering Group TEISA, University of Cantabria, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]},{"raw_affiliation_string":"[Microelectronic Engineering Group TEISA, University of Cantabria, Santander, Spain]","institution_ids":["https://openalex.org/I13134134"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077809133","display_name":"H\u00e9ctor Posadas","orcid":"https://orcid.org/0000-0002-1427-7524"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"H. Posadas","raw_affiliation_strings":["Microelectronic Engineering Group TEISA, University of Cantabria, Santander, Spain","[Microelectronic Engineering Group TEISA, University of Cantabria, Santander, Spain]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Engineering Group TEISA, University of Cantabria, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]},{"raw_affiliation_string":"[Microelectronic Engineering Group TEISA, University of Cantabria, Santander, Spain]","institution_ids":["https://openalex.org/I13134134"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032788928","display_name":"Eugenio Villar","orcid":"https://orcid.org/0000-0002-6541-6176"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"E. Villar","raw_affiliation_strings":["Microelectronic Engineering Group TEISA, University of Cantabria, Santander, Spain","[Microelectronic Engineering Group TEISA, University of Cantabria, Santander, Spain]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Engineering Group TEISA, University of Cantabria, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]},{"raw_affiliation_string":"[Microelectronic Engineering Group TEISA, University of Cantabria, Santander, Spain]","institution_ids":["https://openalex.org/I13134134"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I13134134"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"225","last_page":"228"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8626694679260254},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7936832308769226},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7429887056350708},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.7279395461082458},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7002566456794739},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.5318514704704285},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5313295125961304},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5198800563812256},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.45716607570648193},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4366067945957184},{"id":"https://openalex.org/keywords/cache-oblivious-algorithm","display_name":"Cache-oblivious algorithm","score":0.4183617830276489},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3610866069793701},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32607442140579224}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8626694679260254},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7936832308769226},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7429887056350708},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.7279395461082458},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7002566456794739},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.5318514704704285},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5313295125961304},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5198800563812256},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.45716607570648193},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4366067945957184},{"id":"https://openalex.org/C59687516","wikidata":"https://www.wikidata.org/wiki/Q5015938","display_name":"Cache-oblivious algorithm","level":5,"score":0.4183617830276489},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3610866069793701},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32607442140579224},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sies.2010.5551375","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sies.2010.5551375","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Industrial Embedded System (SIES)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W141689758","https://openalex.org/W1986449043","https://openalex.org/W1992763756","https://openalex.org/W1993988399","https://openalex.org/W2053422931","https://openalex.org/W2096258337","https://openalex.org/W2146812414","https://openalex.org/W2152423944","https://openalex.org/W2155751237","https://openalex.org/W2168830726","https://openalex.org/W2170692588","https://openalex.org/W3146195631","https://openalex.org/W6605736871","https://openalex.org/W6648639277","https://openalex.org/W6684795419"],"related_works":["https://openalex.org/W2001324285","https://openalex.org/W2046128376","https://openalex.org/W4388717692","https://openalex.org/W2475955799","https://openalex.org/W2147122795","https://openalex.org/W2038423975","https://openalex.org/W2167303720","https://openalex.org/W2527471267","https://openalex.org/W1534408758","https://openalex.org/W2792468622"],"abstract_inverted_index":{"Evaluating":[0],"the":[1,18,23,53,70,75,87,93,115,123,142,160],"system":[2],"in":[3,106,122,183],"early":[4],"design":[5,12],"steps":[6],"is":[7,81,150,170],"critical":[8],"for":[9,100,119,167],"an":[10,82,147,155],"efficient":[11,156],"of":[13,20,77,95],"Multi-Processor":[14],"SoCs":[15],"(MPSoC).":[16],"When":[17],"number":[19],"processors":[21],"grows,":[22],"simulation":[24,45],"time":[25],"tends":[26],"to":[27,35,59,68,85,92,158],"increase":[28],"exponentially.":[29],"Native":[30],"co-simulation":[31,109,121,186],"has":[32,178],"been":[33,179],"proposed":[34],"obtain":[36,159],"performance":[37,89],"estimations":[38],"with":[39],"sufficient":[40],"accuracy":[41],"while":[42,138],"requiring":[43],"short":[44],"times.":[46],"In":[47,57,152],"MPSoC":[48],"architectures":[49],"buses":[50],"often":[51],"become":[52],"most":[54],"important":[55],"bottleneck.":[56],"order":[58],"overcome":[60],"this":[61,112,153],"drawback,":[62],"L2":[63,101,139,175],"caches":[64,80,140],"are":[65,104],"usually":[66],"added":[67],"reduce":[69],"bus":[71],"traffic.":[72],"Thus,":[73,146],"modeling":[74,103,165],"impact":[76],"second":[78],"level":[79],"essential":[83],"issue":[84],"evaluate":[86],"overall":[88],"system.":[90],"However,":[91],"best":[94],"our":[96],"knowledge,":[97],"no":[98],"solutions":[99,166],"cache":[102,117,176],"supported":[105],"existing":[107],"native":[108,120,185],"techniques.":[110],"As":[111],"paper":[113,154],"shows,":[114],"L1":[116,168],"models":[118],"literature":[124],"only":[125],"considers":[126],"information":[127],"about":[128],"data":[129],"and":[130,181],"instruction":[131],"locality,":[132],"not":[133],"complete,":[134],"real":[135],"memory":[136],"addresses,":[137],"require":[141],"complete":[143],"physical":[144,161],"addresses.":[145],"address":[148],"translation":[149],"needed.":[151],"technique":[157],"address,":[162],"improving":[163],"previous":[164],"caches,":[169],"proposed.":[171],"Furthermore,":[172],"a":[173,184],"high-level":[174],"model":[177],"developed":[180],"integrated":[182],"environment.":[187]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}