{"id":"https://openalex.org/W2102101765","doi":"https://doi.org/10.1109/sies.2009.5196198","title":"A modular fast simulation framework for stream-oriented MPSoC","display_name":"A modular fast simulation framework for stream-oriented MPSoC","publication_year":2009,"publication_date":"2009-07-01","ids":{"openalex":"https://openalex.org/W2102101765","doi":"https://doi.org/10.1109/sies.2009.5196198","mag":"2102101765"},"language":"en","primary_location":{"id":"doi:10.1109/sies.2009.5196198","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sies.2009.5196198","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Industrial Embedded Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100768452","display_name":"Kai Huang","orcid":"https://orcid.org/0000-0003-0359-7810"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Kai Huang","raw_affiliation_strings":["Computer Engineering and Networks Laboratory, ETH Z\u00fcrich, Switzerland","Computer Engineering and Networks Laboratory, ETH Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering and Networks Laboratory, ETH Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Computer Engineering and Networks Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072639768","display_name":"Iuliana Bacivarov","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Iuliana Bacivarov","raw_affiliation_strings":["Computer Engineering and Networks Laboratory, ETH Z\u00fcrich, Switzerland","Computer Engineering and Networks Laboratory, ETH Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering and Networks Laboratory, ETH Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Computer Engineering and Networks Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039173319","display_name":"Jun Liu","orcid":"https://orcid.org/0000-0002-0867-8153"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Jun Liu","raw_affiliation_strings":["Computer Engineering and Networks Laboratory, ETH Z\u00fcrich, Switzerland","Computer Engineering and Networks Laboratory, ETH Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering and Networks Laboratory, ETH Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Computer Engineering and Networks Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078719693","display_name":"Wolfgang Haid","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Wolfgang Haid","raw_affiliation_strings":["Computer Engineering and Networks Laboratory, ETH Z\u00fcrich, Switzerland","Computer Engineering and Networks Laboratory, ETH Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering and Networks Laboratory, ETH Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Computer Engineering and Networks Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6085,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.84065102,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"8","issue":null,"first_page":"74","last_page":"81"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9747766852378845},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8577549457550049},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.8063434362411499},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7071073055267334},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.5671730637550354},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5194039344787598},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41754376888275146},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4114001989364624},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.40659111738204956},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39804649353027344},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0794382095336914}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9747766852378845},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8577549457550049},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.8063434362411499},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7071073055267334},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.5671730637550354},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5194039344787598},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41754376888275146},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4114001989364624},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.40659111738204956},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39804649353027344},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0794382095336914},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/sies.2009.5196198","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sies.2009.5196198","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Industrial Embedded Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.298.569","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.298.569","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.tik.ee.ethz.ch/education/lectures/hswcd/papers/6_traceSimulation.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.5,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1597755753","https://openalex.org/W1972705270","https://openalex.org/W1997998060","https://openalex.org/W1998431535","https://openalex.org/W2028084302","https://openalex.org/W2044435910","https://openalex.org/W2108315572","https://openalex.org/W2116493640","https://openalex.org/W2120452217","https://openalex.org/W2122155038","https://openalex.org/W2127318527","https://openalex.org/W2141480229","https://openalex.org/W2146897346","https://openalex.org/W2151415616","https://openalex.org/W2161499509","https://openalex.org/W4244980230","https://openalex.org/W6635964534","https://openalex.org/W6678459330"],"related_works":["https://openalex.org/W1520544855","https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W2002682434","https://openalex.org/W1595273177","https://openalex.org/W2137671689","https://openalex.org/W4387782849","https://openalex.org/W2012131147","https://openalex.org/W2113449380","https://openalex.org/W2157008728"],"abstract_inverted_index":{"The":[0],"performance":[1,49],"estimation":[2],"of":[3,12,29,51,67,86,97,100,106],"complex":[4,35,55],"multi-processor":[5],"systems-on-chip":[6],"(MPSoC)":[7],"in":[8],"a":[9,16,42,64,95,114],"reasonable":[10],"amount":[11],"time":[13],"and":[14,21,32,79,93,102],"with":[15,63,110],"good":[17],"accuracy":[18,105],"becomes":[19],"more":[20,22],"challenging":[23],"due":[24],"to":[25],"the":[26,33,48,84,111],"increasing":[27],"number":[28,66],"embedded":[30],"components":[31],"resulting":[34],"interactions.":[36],"In":[37],"this":[38],"paper,":[39],"we":[40],"present":[41],"modular":[43],"trace-based":[44],"simulation":[45],"framework,":[46],"targeting":[47],"analysis":[50],"stream-oriented":[52],"applications":[53],"on":[54,113],"MPSoC":[56],"architectures.":[57],"Our":[58],"framework":[59,88],"can":[60],"analyze":[61],"systems":[62],"large":[65],"hardware":[68],"components,":[69],"while":[70],"considering":[71],"various":[72],"aspects":[73],"like":[74],"resource":[75],"sharing,":[76],"multi-hop":[77],"communication,":[78],"memory":[80],"allocation.":[81],"We":[82],"demonstrate":[83],"potential":[85],"our":[87],"by":[89],"real-life":[90],"case":[91],"studies":[92],"obtain":[94],"speedup":[96],"several":[98],"orders":[99],"magnitude":[101],"an":[103],"average":[104],"97%":[107],"when":[108],"compared":[109],"execution":[112],"commercial":[115],"instruction-accurate":[116],"simulator.":[117]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}