{"id":"https://openalex.org/W2146897346","doi":"https://doi.org/10.1109/sies.2008.4577715","title":"Scalably distributed SystemC simulation for embedded applications","display_name":"Scalably distributed SystemC simulation for embedded applications","publication_year":2008,"publication_date":"2008-06-01","ids":{"openalex":"https://openalex.org/W2146897346","doi":"https://doi.org/10.1109/sies.2008.4577715","mag":"2146897346"},"language":"en","primary_location":{"id":"doi:10.1109/sies.2008.4577715","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sies.2008.4577715","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Symposium on Industrial Embedded Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100768452","display_name":"Kai Huang","orcid":"https://orcid.org/0000-0003-0359-7810"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Kai Huang","raw_affiliation_strings":["ETH Zurich, Zurich","ETH-Z\u00fcrich, Z\u00fcrich,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich, Zurich","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"ETH-Z\u00fcrich, Z\u00fcrich,","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072639768","display_name":"Iuliana Bacivarov","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Iuliana Bacivarov","raw_affiliation_strings":["ETH Zurich, Zurich","ETH-Z\u00fcrich, Z\u00fcrich,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich, Zurich","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"ETH-Z\u00fcrich, Z\u00fcrich,","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012692204","display_name":"Fabian Hugelshofer","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Fabian Hugelshofer","raw_affiliation_strings":["ETH Zurich, Zurich","ETH-Z\u00fcrich, Z\u00fcrich,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich, Zurich","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"ETH-Z\u00fcrich, Z\u00fcrich,","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060999697","display_name":"Lothar Thiele","orcid":"https://orcid.org/0000-0001-6139-868X"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Lothar Thiele","raw_affiliation_strings":["ETH Z\u00fcrich, Switzerland","ETH-Z\u00fcrich, Z\u00fcrich,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"ETH-Z\u00fcrich, Z\u00fcrich,","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.5612,"has_fulltext":false,"cited_by_count":45,"citation_normalized_percentile":{"value":0.97083931,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"271","last_page":"274"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9899275302886963},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8419456481933594},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8367007970809937},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6708127856254578},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.6123327612876892},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5407760739326477},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5340961813926697},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4641968011856079},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.462060809135437},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.4251518249511719},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41627633571624756},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10323011875152588}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9899275302886963},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8419456481933594},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8367007970809937},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6708127856254578},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.6123327612876892},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5407760739326477},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5340961813926697},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4641968011856079},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.462060809135437},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.4251518249511719},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41627633571624756},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10323011875152588},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sies.2008.4577715","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sies.2008.4577715","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Symposium on Industrial Embedded Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321652","display_name":"Eidgen\u00f6ssische Technische Hochschule Z\u00fcrich","ror":"https://ror.org/05a28rw58"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W164497787","https://openalex.org/W1597755753","https://openalex.org/W1608473921","https://openalex.org/W1649645444","https://openalex.org/W1854459835","https://openalex.org/W2074100014","https://openalex.org/W2127318527","https://openalex.org/W2155882166","https://openalex.org/W2181746836","https://openalex.org/W4231725471","https://openalex.org/W6635964534","https://openalex.org/W6636530238"],"related_works":["https://openalex.org/W2170029576","https://openalex.org/W1581055755","https://openalex.org/W4230458348","https://openalex.org/W2149449165","https://openalex.org/W3198758847","https://openalex.org/W2548514518","https://openalex.org/W1934552808","https://openalex.org/W1998879896","https://openalex.org/W1990249917","https://openalex.org/W2059569687"],"abstract_inverted_index":{"SystemC":[0,58,63],"becomes":[1],"popular":[2],"as":[3],"an":[4,54],"efficient":[5],"system-level":[6],"modelling":[7],"language":[8],"and":[9,73,89],"simulation":[10,15,64],"platform.":[11],"However,":[12],"the":[13,22,50,62,90],"sole-thread":[14],"kernel":[16],"obstacles":[17],"its":[18],"performance":[19],"progress":[20],"from":[21],"potential":[23],"of":[24,53,57],"modern":[25,33],"multi-core":[26],"machines.":[27],"This":[28,66],"is":[29,68,93],"further":[30],"aggravated":[31],"by":[32],"embedded":[34],"applications":[35],"that":[36],"are":[37],"getting":[38],"more":[39],"complex.":[40],"In":[41],"this":[42,79],"paper,":[43],"we":[44],"propose":[45],"a":[46,82],"technique":[47,67,80],"which":[48],"supports":[49],"geographical":[51],"distribution":[52],"arbitrary":[55],"number":[56],"simulations,":[59],"without":[60],"modifying":[61],"kernel.":[65],"suited":[69],"to":[70],"distribute":[71],"functional":[72],"approximated-timed":[74],"TLM":[75],"simulation.":[76],"We":[77],"integrate":[78],"into":[81],"complete":[83],"MPSoC":[84],"design":[85],"space":[86],"exploration":[87],"framework":[88],"improvement":[91],"gained":[92],"promising.":[94]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":8}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}