{"id":"https://openalex.org/W2146609198","doi":"https://doi.org/10.1109/sies.2008.4577676","title":"Enabling self-reconfiguration on a video processing platform","display_name":"Enabling self-reconfiguration on a video processing platform","publication_year":2008,"publication_date":"2008-06-01","ids":{"openalex":"https://openalex.org/W2146609198","doi":"https://doi.org/10.1109/sies.2008.4577676","mag":"2146609198"},"language":"en","primary_location":{"id":"doi:10.1109/sies.2008.4577676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sies.2008.4577676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Symposium on Industrial Embedded Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087787574","display_name":"Kurt Ackermann","orcid":"https://orcid.org/0009-0005-8540-9263"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Kurt Franz Ackermann","raw_affiliation_strings":["Technische Universitat Darmstadt Fachbereich Biologie, Darmstadt, Hessen, DE","Inst. for Microelectron. Syst., Tech. Univ. Darmstadt, Darmstadt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universitat Darmstadt Fachbereich Biologie, Darmstadt, Hessen, DE","institution_ids":[]},{"raw_affiliation_string":"Inst. for Microelectron. Syst., Tech. Univ. Darmstadt, Darmstadt","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059851453","display_name":"Burghard Hoffmann","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150187","display_name":"Vitronic (Germany)","ror":"https://ror.org/04j8z7v81","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210150187"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Burghard Hoffmann","raw_affiliation_strings":["Dept. of Hardware Development, Vitronic Dr. Ing. Stein Bildverarbeitungssysteme GmbH, Wiesbaden, Germany","Dept. of Hardware Development, Vitronic Dr. Ing. Stein Bildverarbeitungssysteme GmbH, 65189 Wiesbaden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Hardware Development, Vitronic Dr. Ing. Stein Bildverarbeitungssysteme GmbH, Wiesbaden, Germany","institution_ids":["https://openalex.org/I4210150187"]},{"raw_affiliation_string":"Dept. of Hardware Development, Vitronic Dr. Ing. Stein Bildverarbeitungssysteme GmbH, 65189 Wiesbaden, Germany","institution_ids":["https://openalex.org/I4210150187"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020591718","display_name":"Leandro Soares Indrusiak","orcid":"https://orcid.org/0000-0002-9938-2920"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Leandro Soares Indrusiak","raw_affiliation_strings":["Institute for Microelectronic Systems, Technische Universitat Darmstadt, Darmstadt, Germany","Institute for Microelectronic Systems, Technische Universit\u00e4t Darmstadt, 64283, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Microelectronic Systems, Technische Universitat Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Institute for Microelectronic Systems, Technische Universit\u00e4t Darmstadt, 64283, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002162776","display_name":"Manfred Glesner","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Manfred Glesner","raw_affiliation_strings":["Institute for Microelectronic Systems, Technische Universitat Darmstadt, Darmstadt, Germany","Institute for Microelectronic Systems, Technische Universit\u00e4t Darmstadt, 64283, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Microelectronic Systems, Technische Universitat Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Institute for Microelectronic Systems, Technische Universit\u00e4t Darmstadt, 64283, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5637,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.63030303,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"19","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12784","display_name":"Modular Robots and Swarm Intelligence","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9547409415245056},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8147683143615723},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8116544485092163},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.7309679985046387},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6948466897010803},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5868937373161316},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.584773063659668},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5226073861122131},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.4957917630672455},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.46487143635749817},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.43110910058021545},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37051230669021606},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.23473405838012695},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15269067883491516},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.07816192507743835}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9547409415245056},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8147683143615723},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8116544485092163},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.7309679985046387},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6948466897010803},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5868937373161316},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.584773063659668},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5226073861122131},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.4957917630672455},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.46487143635749817},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.43110910058021545},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37051230669021606},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.23473405838012695},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15269067883491516},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.07816192507743835},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sies.2008.4577676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sies.2008.4577676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Symposium on Industrial Embedded Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W42597171","https://openalex.org/W63407823","https://openalex.org/W1508668628","https://openalex.org/W1911710153","https://openalex.org/W1984105700","https://openalex.org/W2093065612","https://openalex.org/W2116520095","https://openalex.org/W2121803428","https://openalex.org/W2125860165","https://openalex.org/W2134382506","https://openalex.org/W2143775148","https://openalex.org/W2152027913","https://openalex.org/W2158538599","https://openalex.org/W2164039180","https://openalex.org/W6601693023","https://openalex.org/W6602598512","https://openalex.org/W6630518422"],"related_works":["https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998","https://openalex.org/W2340647897","https://openalex.org/W2808484818","https://openalex.org/W1574948540"],"abstract_inverted_index":{"FPGA":[0],"implementations":[1],"of":[2,16,26,43,48,62,69],"complex":[3,64],"image":[4],"processing":[5,31],"algorithms":[6],"are":[7,73,78],"often":[8],"limited":[9],"in":[10],"flexibility":[11,38],"and":[12,39,75],"by":[13,52],"the":[14,41,53],"amount":[15],"available":[17],"chip":[18],"resources.":[19],"This":[20],"article":[21],"presents":[22],"a":[23,36,46,56,63,67],"hardware":[24],"design":[25],"an":[27],"adaptive":[28],"self-reconfigurable":[29],"video":[30],"platform.":[32],"Dynamic":[33],"self-reconfiguration":[34],"increases":[35],"design\u2019s":[37],"enables":[40],"use":[42],"FPGAs":[44],"with":[45,66],"fraction":[47],"resources":[49],"actually":[50],"needed":[51],"algorithm.":[54],"As":[55],"case":[57],"study":[58],"two":[59],"implementation":[60],"approaches":[61],"frame-grabber":[65],"set":[68],"dynamically":[70],"reconfigurable":[71],"kernels":[72],"evaluated":[74],"further":[76],"improvements":[77],"outlined.":[79]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}