{"id":"https://openalex.org/W3193847947","doi":"https://doi.org/10.1109/sera51205.2021.9509041","title":"Operating System Framework for Transparent Execution on a CPU and FPGA","display_name":"Operating System Framework for Transparent Execution on a CPU and FPGA","publication_year":2021,"publication_date":"2021-06-20","ids":{"openalex":"https://openalex.org/W3193847947","doi":"https://doi.org/10.1109/sera51205.2021.9509041","mag":"3193847947"},"language":"en","primary_location":{"id":"doi:10.1109/sera51205.2021.9509041","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sera51205.2021.9509041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE/ACIS 19th International Conference on Software Engineering Research, Management and Applications (SERA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109522745","display_name":"Shuichi Oikawa","orcid":null},"institutions":[{"id":"https://openalex.org/I74640424","display_name":"Advanced Institute of Industrial Technology","ror":"https://ror.org/04f9apy08","country_code":"JP","type":"education","lineage":["https://openalex.org/I74640424"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Shuichi Oikawa","raw_affiliation_strings":["School of Industrial Technology, Advanced Institute of Industrial Technology, Shinagawa, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"School of Industrial Technology, Advanced Institute of Industrial Technology, Shinagawa, Tokyo, Japan","institution_ids":["https://openalex.org/I74640424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5109522745"],"corresponding_institution_ids":["https://openalex.org/I74640424"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12306721,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"97","last_page":"101"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8693752288818359},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8028362989425659},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5824028849601746},{"id":"https://openalex.org/keywords/initialization","display_name":"Initialization","score":0.569024920463562},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5491983890533447},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4343652129173279},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.37046247720718384},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0600622296333313}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8693752288818359},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8028362989425659},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5824028849601746},{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.569024920463562},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5491983890533447},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4343652129173279},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.37046247720718384},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0600622296333313}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sera51205.2021.9509041","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sera51205.2021.9509041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE/ACIS 19th International Conference on Software Engineering Research, Management and Applications (SERA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1995783993","https://openalex.org/W2133156997","https://openalex.org/W2544002786","https://openalex.org/W2751299506","https://openalex.org/W3117064361","https://openalex.org/W4256629673"],"related_works":["https://openalex.org/W2129019972","https://openalex.org/W2126857316","https://openalex.org/W2152074211","https://openalex.org/W1612076744","https://openalex.org/W1522032972","https://openalex.org/W2038220260","https://openalex.org/W3164085601","https://openalex.org/W2113308450","https://openalex.org/W2139962137","https://openalex.org/W2340647897"],"abstract_inverted_index":{"There":[0],"has":[1],"been":[2],"great":[3],"effort":[4],"in":[5,21,40],"programming":[6],"languages":[7],"make":[8],"FPGAs":[9,92,101],"easier":[10],"to":[11,83,86,102],"use.":[12],"On":[13],"the":[14,22,29,38,41,50,78,112,116,120,123,134,137],"other":[15],"hand,":[16],"there":[17],"is":[18,54],"little":[19],"progress":[20],"execution":[23,67,79,125,132],"environment,":[24],"especially":[25],"operating":[26,34,62],"systems,":[27],"for":[28,65],"support":[30],"of":[31,52,68,80,122,127,133,139],"FPGA.":[32,75,140],"The":[33,109],"system":[35,63],"basically":[36],"treats":[37],"FPGA":[39,53,87],"same":[42],"way":[43],"as":[44],"regular":[45],"non-reconfigurable":[46],"hardware":[47],"devices.":[48],"Therefore,":[49],"programmability":[51],"not":[55],"fully":[56],"exploited.":[57],"This":[58],"paper":[59,110],"proposes":[60],"an":[61],"framework":[64,118],"transparent":[66],"a":[69,72,81,107,128],"program":[70,82,129,135],"on":[71,88,106],"CPU":[73],"and":[74,136],"It":[76],"enables":[77,119],"be":[84,103],"off-loaded":[85],"demand":[89],"by":[90,96,130],"making":[91,97],"programmable":[93],"computing":[94],"resources":[95],"programs":[98],"that":[99,115],"utilize":[100],"executed":[104],"transparently":[105],"CPU.":[108],"shows":[111],"experiment":[113],"results":[114],"proposed":[117],"reduction":[121],"total":[124],"time":[126],"parallel":[131],"initialization":[138]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}