{"id":"https://openalex.org/W2095692736","doi":"https://doi.org/10.1109/sefm.2003.1236217","title":"The fallacy of spec-based design","display_name":"The fallacy of spec-based design","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2095692736","doi":"https://doi.org/10.1109/sefm.2003.1236217","mag":"2095692736"},"language":"en","primary_location":{"id":"doi:10.1109/sefm.2003.1236217","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sefm.2003.1236217","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"First International Conference onSoftware Engineering and Formal Methods, 2003.Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110132812","display_name":"R. K. BHATT","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Bhatt","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., Santa Clara, CA, , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041439552","display_name":"D. LaFollette","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. LaFollette","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., Santa Clara, CA, , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036038185","display_name":"Arjun Kapur","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Kapur","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., Santa Clara, CA, , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14296407,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"156","last_page":"162"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8272634744644165},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.7441248297691345},{"id":"https://openalex.org/keywords/extensibility","display_name":"Extensibility","score":0.5682665109634399},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5476871132850647},{"id":"https://openalex.org/keywords/reference-model","display_name":"Reference model","score":0.5173187255859375},{"id":"https://openalex.org/keywords/specification-language","display_name":"Specification language","score":0.5094068646430969},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4965289235115051},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.46989819407463074},{"id":"https://openalex.org/keywords/formal-specification","display_name":"Formal specification","score":0.46701958775520325},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4302927851676941},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.41302624344825745},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40332701802253723},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33277949690818787}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8272634744644165},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.7441248297691345},{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.5682665109634399},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5476871132850647},{"id":"https://openalex.org/C150189527","wikidata":"https://www.wikidata.org/wiki/Q356674","display_name":"Reference model","level":2,"score":0.5173187255859375},{"id":"https://openalex.org/C201677973","wikidata":"https://www.wikidata.org/wiki/Q1209840","display_name":"Specification language","level":2,"score":0.5094068646430969},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4965289235115051},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.46989819407463074},{"id":"https://openalex.org/C116253237","wikidata":"https://www.wikidata.org/wiki/Q1437424","display_name":"Formal specification","level":2,"score":0.46701958775520325},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4302927851676941},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.41302624344825745},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40332701802253723},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33277949690818787},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sefm.2003.1236217","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sefm.2003.1236217","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"First International Conference onSoftware Engineering and Formal Methods, 2003.Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W80240148","https://openalex.org/W1509154485","https://openalex.org/W1511234963","https://openalex.org/W1826560318","https://openalex.org/W1996021027","https://openalex.org/W2099529102","https://openalex.org/W2105949231","https://openalex.org/W2132412204","https://openalex.org/W2139019049","https://openalex.org/W2144973245","https://openalex.org/W2607631107","https://openalex.org/W4239352486","https://openalex.org/W6603249439","https://openalex.org/W6649201025","https://openalex.org/W6676111298","https://openalex.org/W6681126893"],"related_works":["https://openalex.org/W2347363247","https://openalex.org/W2558572842","https://openalex.org/W2047524021","https://openalex.org/W2592399342","https://openalex.org/W794225219","https://openalex.org/W2034589735","https://openalex.org/W239966521","https://openalex.org/W2898425611","https://openalex.org/W1994284435","https://openalex.org/W2049993111"],"abstract_inverted_index":{"The":[0],"architectural":[1],"reference":[2,29,73,98],"model,":[3,99],"a":[4,12,17,53,89],"critical":[5],"tool":[6],"in":[7],"microprocessor":[8,18],"validation,":[9],"serves":[10],"as":[11],"gold":[13],"standard":[14],"against":[15],"which":[16,100],"is":[19,24,68,101],"compared.":[20],"As":[21],"all":[22,105],"validation":[23],"performed":[25],"using":[26],"it,":[27],"the":[28,36,59,72,93,113,122],"model":[30,74],"must":[31],"be":[32],"timely,":[33],"extensible":[34],"beyond":[35],"original":[37],"specification,":[38],"customizable":[39],"for":[40],"specific":[41],"usage":[42],"models,":[43],"and,":[44],"most":[45],"importantly,":[46],"functionally":[47],"flawless.":[48],"Ideally,":[49],"we":[50,83,111],"would":[51],"like":[52],"specification-based":[54,126],"design":[55],"flow":[56,90],"that":[57,67],"transforms":[58],"published":[60],"English":[61],"language":[62],"specifications":[63],"into":[64,71],"compilable":[65],"code":[66],"directly":[69],"incorporated":[70],"without":[75],"loss":[76],"of":[77,117,125],"information":[78],"or":[79],"accuracy.":[80],"At":[81],"Intel,":[82],"have":[84],"developed":[85],"and":[86,115,120],"implemented":[87],"such":[88],"to":[91,103],"create":[92],"Itanium":[94],"Processor":[95],"Family's":[96],"(IPF)":[97],"used":[102],"validate":[104],"IPF":[106],"processors.":[107],"In":[108],"this":[109,118],"paper,":[110],"describe":[112],"benefits":[114],"limitations":[116],"process":[119],"discuss":[121],"practical":[123],"implications":[124],"design.":[127]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}