{"id":"https://openalex.org/W7124880838","doi":"https://doi.org/10.1109/seeda-cecnsm68644.2025.11329751","title":"A Multi-Method Framework for Early-Stage Routing Congestion Prediction in VLSI Designs","display_name":"A Multi-Method Framework for Early-Stage Routing Congestion Prediction in VLSI Designs","publication_year":2025,"publication_date":"2025-09-19","ids":{"openalex":"https://openalex.org/W7124880838","doi":"https://doi.org/10.1109/seeda-cecnsm68644.2025.11329751"},"language":null,"primary_location":{"id":"doi:10.1109/seeda-cecnsm68644.2025.11329751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/seeda-cecnsm68644.2025.11329751","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 10th South-East Europe Design Automation, Computer Engineering, Computer Networks and Social Media Conference (SEEDA-CECNSM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073319237","display_name":"George K. Kranas","orcid":"https://orcid.org/0000-0003-3864-8059"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George K. Kranas","raw_affiliation_strings":["University of Thessaly,Department of Computer Science and Biomedical Informatics,Lamia,Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly,Department of Computer Science and Biomedical Informatics,Lamia,Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114467299","display_name":"Kosmas Kariotis","orcid":null},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Kosmas Kariotis","raw_affiliation_strings":["University of Thessaly,Department of Informatics & Telecommunications,Lamia,Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly,Department of Informatics & Telecommunications,Lamia,Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081389746","display_name":"Michael Dossis","orcid":"https://orcid.org/0000-0002-1863-3119"},"institutions":[{"id":"https://openalex.org/I89506807","display_name":"University of Western Macedonia","ror":"https://ror.org/00a5pe906","country_code":"GR","type":"education","lineage":["https://openalex.org/I89506807"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Michael F. Dossis","raw_affiliation_strings":["University of Western Macedonia,Department of Computer Science,Kastoria,Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Western Macedonia,Department of Computer Science,Kastoria,Greece","institution_ids":["https://openalex.org/I89506807"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036684452","display_name":"Antonios N. Dadaliaris","orcid":"https://orcid.org/0000-0003-0777-6867"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Antonios N. Dadaliaris","raw_affiliation_strings":["University of Thessaly,Department of Informatics & Telecommunications,Lamia,Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly,Department of Informatics & Telecommunications,Lamia,Greece","institution_ids":["https://openalex.org/I145722265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.54292055,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.964900016784668,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.964900016784668,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.013500000350177288,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.007199999876320362,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7335000038146973},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6564000248908997},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6326000094413757},{"id":"https://openalex.org/keywords/extensibility","display_name":"Extensibility","score":0.4422000050544739},{"id":"https://openalex.org/keywords/network-congestion","display_name":"Network congestion","score":0.43140000104904175},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.40939998626708984},{"id":"https://openalex.org/keywords/quality","display_name":"Quality (philosophy)","score":0.33390000462532043}],"concepts":[{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7335000038146973},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7246000170707703},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6564000248908997},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6326000094413757},{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.4422000050544739},{"id":"https://openalex.org/C195563490","wikidata":"https://www.wikidata.org/wiki/Q180368","display_name":"Network congestion","level":3,"score":0.43140000104904175},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.40939998626708984},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.37619999051094055},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.33390000462532043},{"id":"https://openalex.org/C177818476","wikidata":"https://www.wikidata.org/wiki/Q12878103","display_name":"Hierarchical routing","level":5,"score":0.29829999804496765},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2890999913215637},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.2759999930858612},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.2694999873638153},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.26570001244544983},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.26080000400543213},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.25949999690055847},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2590000033378601},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.25839999318122864},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.25780001282691956},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.2556999921798706}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/seeda-cecnsm68644.2025.11329751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/seeda-cecnsm68644.2025.11329751","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 10th South-East Europe Design Automation, Computer Engineering, Computer Networks and Social Media Conference (SEEDA-CECNSM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.47453808784484863,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320319174","display_name":"University of Western Macedonia","ror":"https://ror.org/00a5pe906"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1970296212","https://openalex.org/W1973505932","https://openalex.org/W1985292881","https://openalex.org/W2002525234","https://openalex.org/W2003145440","https://openalex.org/W2032145219","https://openalex.org/W2144321909","https://openalex.org/W2170957689","https://openalex.org/W2178873339","https://openalex.org/W2604486584","https://openalex.org/W2745585755","https://openalex.org/W3206866514","https://openalex.org/W4210545827","https://openalex.org/W4211082391","https://openalex.org/W4232904085","https://openalex.org/W4243621528","https://openalex.org/W4254855014"],"related_works":[],"abstract_inverted_index":{"As":[0],"integrated":[1],"circuit":[2],"(IC)":[3],"complexity":[4],"increases,":[5],"early-stage":[6],"routing":[7,90],"congestion":[8,31,51],"prediction":[9],"becomes":[10],"critical":[11],"for":[12,71,80],"ensuring":[13],"design":[14],"quality":[15],"and":[16,40,46,68,82,92,104],"minimizing":[17],"costly":[18],"iterations.":[19],"This":[20],"paper":[21],"presents":[22],"a":[23],"unified,":[24],"open-source":[25],"framework":[26,35],"that":[27],"integrates":[28],"four":[29],"complementary":[30],"estimation":[32],"techniques.":[33],"The":[34,74],"operates":[36],"on":[37],"Bookshelf-format":[38],"benchmarks":[39,61],"provides":[41],"quantitative":[42],"metrics,":[43],"comparative":[44],"visualizations,":[45],"statistical":[47],"validation":[48],"to":[49,100],"assess":[50],"risk":[52],"before":[53],"detailed":[54],"routing.":[55],"Experimental":[56],"results":[57],"across":[58],"ten":[59],"ISPD":[60],"demonstrate":[62],"the":[63],"trade-offs":[64],"between":[65],"accuracy,":[66],"runtime,":[67],"spatial":[69],"sensitivity":[70],"each":[72],"method.":[73],"framework's":[75],"modular":[76],"architecture":[77],"supports":[78],"extensibility":[79],"research":[81],"production":[83],"use.":[84],"By":[85],"enabling":[86],"early":[87],"detection":[88],"of":[89],"hotspots":[91],"method-specific":[93],"insights,":[94],"this":[95],"tool":[96],"empowers":[97],"VLSI":[98],"designers":[99],"make":[101],"informed":[102],"placement":[103],"optimization":[105],"decisions.":[106]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-01-21T00:00:00"}