{"id":"https://openalex.org/W2989745254","doi":"https://doi.org/10.1109/seeda-cecnsm.2019.8908287","title":"Instruction-Based Timing Analysis in Pipelined Processors","display_name":"Instruction-Based Timing Analysis in Pipelined Processors","publication_year":2019,"publication_date":"2019-09-01","ids":{"openalex":"https://openalex.org/W2989745254","doi":"https://doi.org/10.1109/seeda-cecnsm.2019.8908287","mag":"2989745254"},"language":"en","primary_location":{"id":"doi:10.1109/seeda-cecnsm.2019.8908287","is_oa":false,"landing_page_url":"https://doi.org/10.1109/seeda-cecnsm.2019.8908287","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 4th South-East Europe Design Automation, Computer Engineering, Computer Networks and Social Media Conference (SEEDA-CECNSM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034999787","display_name":"Athanasios Tziouvaras","orcid":"https://orcid.org/0000-0003-0730-0076"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Athanassios Tziouvaras","raw_affiliation_strings":["Dept. of ECE, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of ECE, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075745979","display_name":"Georgios Dimitriou","orcid":"https://orcid.org/0000-0002-1726-9044"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Dimitriou","raw_affiliation_strings":["Dept. of CS, University of Thessaly, Lamia, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of CS, University of Thessaly, Lamia, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081389746","display_name":"Michael Dossis","orcid":"https://orcid.org/0000-0002-1863-3119"},"institutions":[{"id":"https://openalex.org/I149588736","display_name":"Technological Educational Institute of Central Macedonia","ror":"https://ror.org/01mw24p94","country_code":"GR","type":"education","lineage":["https://openalex.org/I149588736"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Michael Dossis","raw_affiliation_strings":["Dept. of Inf.Engr., TEI of W.Macedonia, Kastoria, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of Inf.Engr., TEI of W.Macedonia, Kastoria, Greece","institution_ids":["https://openalex.org/I149588736"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065041833","display_name":"Georgios Stamoulis","orcid":"https://orcid.org/0000-0001-7248-8197"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Stamoulis","raw_affiliation_strings":["Dept. of ECE, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of ECE, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5034999787"],"corresponding_institution_ids":["https://openalex.org/I145722265"],"apc_list":null,"apc_paid":null,"fwci":0.2412,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.5688137,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.9189668893814087},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8184443712234497},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6057787537574768},{"id":"https://openalex.org/keywords/static-analysis","display_name":"Static analysis","score":0.597897469997406},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5953625440597534},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5671005249023438},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5495129227638245},{"id":"https://openalex.org/keywords/opcode","display_name":"Opcode","score":0.5081405639648438},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.5011205673217773},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.42396849393844604},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.41282349824905396},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3339402675628662},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3268941640853882},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32184457778930664},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.29905903339385986},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23010984063148499}],"concepts":[{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.9189668893814087},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8184443712234497},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6057787537574768},{"id":"https://openalex.org/C97686452","wikidata":"https://www.wikidata.org/wiki/Q7604153","display_name":"Static analysis","level":2,"score":0.597897469997406},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5953625440597534},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5671005249023438},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5495129227638245},{"id":"https://openalex.org/C52173422","wikidata":"https://www.wikidata.org/wiki/Q766483","display_name":"Opcode","level":2,"score":0.5081405639648438},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.5011205673217773},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.42396849393844604},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.41282349824905396},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3339402675628662},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3268941640853882},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32184457778930664},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29905903339385986},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23010984063148499},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/seeda-cecnsm.2019.8908287","is_oa":false,"landing_page_url":"https://doi.org/10.1109/seeda-cecnsm.2019.8908287","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 4th South-East Europe Design Automation, Computer Engineering, Computer Networks and Social Media Conference (SEEDA-CECNSM)","raw_type":"proceedings-article"},{"id":"pmh:oai:ir.lib.uth.gr:11615/80271","is_oa":false,"landing_page_url":"http://hdl.handle.net/11615/80271","pdf_url":null,"source":{"id":"https://openalex.org/S4306400243","display_name":"University of Thessaly Institutional Repository (University of Thessaly)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145722265","host_organization_name":"University of Thessaly","host_organization_lineage":["https://openalex.org/I145722265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2019 4th South-East Europe Design Automation, Computer Engineering, Computer Networks and Social Media Conference, SEEDA-CECNSM 2019","raw_type":"conferenceItem"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W658677875","https://openalex.org/W1967709031","https://openalex.org/W1981384041","https://openalex.org/W1985884546","https://openalex.org/W1988869129","https://openalex.org/W1996048930","https://openalex.org/W1999781385","https://openalex.org/W2015917466","https://openalex.org/W2022553451","https://openalex.org/W2059774354","https://openalex.org/W2094744936","https://openalex.org/W2101301454","https://openalex.org/W2104677471","https://openalex.org/W2120566121","https://openalex.org/W2149342513","https://openalex.org/W2154512574","https://openalex.org/W2157627371","https://openalex.org/W3140774811","https://openalex.org/W4236432903","https://openalex.org/W4236674018","https://openalex.org/W4237129330","https://openalex.org/W4237857032"],"related_works":["https://openalex.org/W2493009112","https://openalex.org/W1534272667","https://openalex.org/W2095590910","https://openalex.org/W3155621485","https://openalex.org/W2557040711","https://openalex.org/W2546844239","https://openalex.org/W4364295250","https://openalex.org/W3168383044","https://openalex.org/W2883183116","https://openalex.org/W2989745254"],"abstract_inverted_index":{"Traditional":[0],"timing":[1,57,93,140,145,181,195,201,212],"analysis":[2,12,38,58,73,94,100,141,202],"techniques":[3],"for":[4,95,147,213],"microprocessor":[5],"design":[6,178],"are":[7,40,48,59,114],"based":[8,60],"on":[9,61,87,158,174],"the":[10,23,27,33,68,75,111,118,127,151,154,160,188,214,220],"static":[11,56,72,92,200],"approach,":[13],"in":[14,20,26,49,82],"which":[15,64,143],"clock":[16],"frequency":[17],"is":[18,85],"set":[19],"accord":[21],"with":[22,74],"worst-case":[24],"delay":[25],"processor":[28,96,119,177],"circuit":[29,35,45,105,112,168],"operation,":[30],"regardless":[31],"of":[32,70,77,91,104,117,130,150,162,187],"possible":[34],"inputs.":[36,106],"Dynamic":[37],"approaches":[39,54],"calculating":[41],"delays":[42],"using":[43],"varying":[44],"inputs,":[46],"but":[47],"general":[50],"very":[51],"slow.":[52],"Recent":[53],"to":[55,66,125,156,209,222],"better-than-worst-case":[62,211],"algorithms,":[63],"attempt":[65],"trade-off":[67],"pessimism":[69],"standard":[71],"optimism":[76],"dynamic":[78,99],"analysis.The":[79],"work":[80],"presented":[81],"this":[83],"paper":[84],"concentrated":[86],"an":[88,175,184],"enhanced":[89],"implementation":[90],"design,":[97],"applying":[98],"through":[101,183,198],"specific":[102],"variations":[103],"In":[107],"particular,":[108],"given":[109],"that":[110,131,205],"inputs":[113],"mostly":[115],"instructions":[116,164],"instruction":[120,128,149],"set,":[121],"we":[122,134],"have":[123,135,170],"chosen":[124],"vary":[126],"opcode":[129],"input.":[132],"Thus,":[133],"designed":[136],"and":[137,179],"implemented":[138],"a":[139,224],"algorithm,":[142],"produces":[144],"information":[146,182,196],"each":[148],"processor,":[152],"allowing":[153,219],"designer":[155,221],"focus":[157],"improving":[159],"architecture":[161],"particular":[163],"rather":[165],"than":[166],"redesigning":[167],"parts.We":[169],"tested":[171],"our":[172,206],"algorithm":[173,207],"OpenRISC":[176],"collected":[180],"innovative":[185],"use":[186],"Synopsis":[189],"PrimeTime":[190],"tool.":[191],"A":[192],"comparison":[193],"against":[194],"obtained":[197],"pure":[199],"makes":[203],"clear":[204],"succeeds":[208],"give":[210],"most":[215],"common":[216],"instructions,":[217],"thus":[218],"deliver":[223],"better":[225],"product.":[226]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}