{"id":"https://openalex.org/W4389296491","doi":"https://doi.org/10.1109/sds59856.2023.10329059","title":"A Reinforcement Learning Approach to Optimize Cache Prefetcher Aggressiveness at Run-Time","display_name":"A Reinforcement Learning Approach to Optimize Cache Prefetcher Aggressiveness at Run-Time","publication_year":2023,"publication_date":"2023-10-23","ids":{"openalex":"https://openalex.org/W4389296491","doi":"https://doi.org/10.1109/sds59856.2023.10329059"},"language":"en","primary_location":{"id":"doi:10.1109/sds59856.2023.10329059","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sds59856.2023.10329059","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 Tenth International Conference on Software Defined Systems (SDS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007527025","display_name":"Matthew Joseph Adiletta","orcid":"https://orcid.org/0009-0003-0780-0350"},"institutions":[{"id":"https://openalex.org/I107077323","display_name":"Worcester Polytechnic Institute","ror":"https://ror.org/05ejpqr48","country_code":"US","type":"education","lineage":["https://openalex.org/I107077323"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Matthew Joseph Adiletta","raw_affiliation_strings":["Worcester Polytechnic Institute,Worcester,MA","Worcester Polytechnic Institute, Worcester, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Worcester Polytechnic Institute,Worcester,MA","institution_ids":["https://openalex.org/I107077323"]},{"raw_affiliation_string":"Worcester Polytechnic Institute, Worcester, MA","institution_ids":["https://openalex.org/I107077323"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079528293","display_name":"Farah Fargo","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Farah Fargo","raw_affiliation_strings":["Intel Corporation,Hudon,MA","Intel Corporation, Hudon, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,Hudon,MA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hudon, MA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044751859","display_name":"Mitchell Diamond","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mitchell Diamond","raw_affiliation_strings":["Intel Corporation,Hudon,MA","Intel Corporation, Hudon, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,Hudon,MA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hudon, MA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093411897","display_name":"Jack Adiletta","orcid":"https://orcid.org/0009-0007-4666-1444"},"institutions":[{"id":"https://openalex.org/I107077323","display_name":"Worcester Polytechnic Institute","ror":"https://ror.org/05ejpqr48","country_code":"US","type":"education","lineage":["https://openalex.org/I107077323"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jack Adiletta","raw_affiliation_strings":["Worcester Polytechnic Institute,Worcester,MA","Worcester Polytechnic Institute, Worcester, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Worcester Polytechnic Institute,Worcester,MA","institution_ids":["https://openalex.org/I107077323"]},{"raw_affiliation_string":"Worcester Polytechnic Institute, Worcester, MA","institution_ids":["https://openalex.org/I107077323"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066591464","display_name":"Olivier Franza","orcid":"https://orcid.org/0009-0007-0803-9064"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Olivier Franza","raw_affiliation_strings":["Intel Corporation,Hudon,MA","Intel Corporation, Hudon, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,Hudon,MA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hudon, MA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048387429","display_name":"Simon C. Steely","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Simon Steely","raw_affiliation_strings":["Intel Corporation,Hudon,MA","Intel Corporation, Hudon, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,Hudon,MA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hudon, MA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5767,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.64425856,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"95","last_page":"102"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.910223126411438},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8771482110023499},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7303661108016968},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5777461528778076},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5293095111846924},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5059923529624939},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5035774111747742},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.488269567489624},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4330315589904785},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.42310136556625366},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41481852531433105},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.40688154101371765},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38002708554267883},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.36267155408859253},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.32798707485198975},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.299763560295105},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29744821786880493},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.24064195156097412},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.11007976531982422}],"concepts":[{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.910223126411438},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8771482110023499},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7303661108016968},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5777461528778076},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5293095111846924},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5059923529624939},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5035774111747742},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.488269567489624},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4330315589904785},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.42310136556625366},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41481852531433105},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.40688154101371765},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38002708554267883},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.36267155408859253},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.32798707485198975},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.299763560295105},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29744821786880493},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.24064195156097412},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.11007976531982422},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sds59856.2023.10329059","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sds59856.2023.10329059","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 Tenth International Conference on Software Defined Systems (SDS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W32403112","https://openalex.org/W1980516134","https://openalex.org/W1980547693","https://openalex.org/W1985210871","https://openalex.org/W2014790243","https://openalex.org/W2028301031","https://openalex.org/W2102409597","https://openalex.org/W2152659795","https://openalex.org/W2154001575","https://openalex.org/W2166620913","https://openalex.org/W2166879008","https://openalex.org/W2180890913","https://openalex.org/W2321729366","https://openalex.org/W2805359884","https://openalex.org/W2896795945","https://openalex.org/W2962807014","https://openalex.org/W4247641071","https://openalex.org/W6605121278"],"related_works":["https://openalex.org/W2166340998","https://openalex.org/W2039393702","https://openalex.org/W2163134761","https://openalex.org/W2012518269","https://openalex.org/W2141676084","https://openalex.org/W2086718556","https://openalex.org/W2167303720","https://openalex.org/W2066160958","https://openalex.org/W2146079099","https://openalex.org/W1578001114"],"abstract_inverted_index":{"Cache":[0,146],"prefetching":[1,16],"hides":[2],"memory":[3,22,62],"latencies":[4],"by":[5,53,126],"speculating":[6],"about":[7],"future":[8],"accesses":[9],"and":[10,24,61,163,177],"increasing":[11],"data":[12,56,72],"coverage.":[13],"However,":[14],"aggressive":[15],"may":[17],"increase":[18,167,179],"cache":[19],"pollution,":[20],"bottleneck":[21],"bandwidth,":[23],"add":[25],"latency":[26],"to":[27,40,96,99,113,143],"critical":[28],"path":[29],"demand":[30],"queues.":[31],"Managing":[32],"the":[33,36,46,79,115,127,159,173],"aggressiveness":[34,52,118],"of":[35,45],"prefetchers":[37,90,122],"is":[38,66,133],"necessary":[39],"mitigate":[41],"these":[42],"problems.":[43],"State":[44],"art":[47],"hardware":[48,175],"prefetcher":[49,59,117],"solutions":[50,85],"manage":[51],"analyzing":[54],"telemetry":[55,71],"such":[57],"as":[58],"accuracy":[60],"bandwidth":[63],"consumption.":[64],"This":[65,104],"an":[67],"insufficient":[68],"solution":[69,176],"because":[70],"alone":[73],"does":[74],"not":[75],"necessarily":[76],"correlate":[77],"with":[78],"overall":[80,101],"system":[81,102],"performance.":[82,103],"Furthermore,":[83],"other":[84],"presented":[86],"in":[87,135,168,180],"literature":[88],"optimize":[89,144],"individually,":[91],"rather":[92],"than":[93],"allowing":[94],"them":[95],"work":[97],"together":[98],"improve":[100],"paper":[105],"introduces":[106],"a":[107,139,165],"novel":[108],"framework":[109],"employing":[110],"reinforcement":[111],"learning":[112],"find":[114],"optimal":[116],"policy":[119],"for":[120,138],"multiple":[121],"during":[123],"run-time,":[124],"orchestrated":[125],"Aggressiveness":[128],"Degree":[129],"Manager":[130],"(ADM).":[131],"It":[132],"developed":[134],"this":[136],"case":[137],"single-core,":[140],"single-process":[141],"environment":[142],"Mid-Level":[145],"(MLC)":[147],"prefetchers.":[148],"The":[149],"ADM":[150],"agent":[151],"was":[152],"evaluated":[153],"using":[154],"ten":[155],"prefetch-sensitive":[156],"workloads":[157],"from":[158],"SPEC":[160],"CPU2017":[161],"suite":[162],"demonstrated":[164],"4.2%":[166],"instructions":[169,181],"per":[170,182],"cycle":[171,183],"over":[172,184],"state-of-the-art":[174],"25.9%":[178],"no":[185],"prefetching.":[186]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}