{"id":"https://openalex.org/W4313546828","doi":"https://doi.org/10.1109/sccc57464.2022.10000385","title":"GGArray: A Dynamically Growable GPU Array","display_name":"GGArray: A Dynamically Growable GPU Array","publication_year":2022,"publication_date":"2022-11-21","ids":{"openalex":"https://openalex.org/W4313546828","doi":"https://doi.org/10.1109/sccc57464.2022.10000385"},"language":"en","primary_location":{"id":"doi:10.1109/sccc57464.2022.10000385","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/sccc57464.2022.10000385","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 41st International Conference of the Chilean Computer Science Society (SCCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031739604","display_name":"Enzo Meneses","orcid":"https://orcid.org/0000-0002-8405-9151"},"institutions":[{"id":"https://openalex.org/I16465266","display_name":"Austral University of Chile","ror":"https://ror.org/029ycp228","country_code":"CL","type":"education","lineage":["https://openalex.org/I16465266"]}],"countries":["CL"],"is_corresponding":false,"raw_author_name":"Enzo Meneses","raw_affiliation_strings":["Instituto de Informática, Universidad Austral de Chile,Valdivia,Chile"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Informática, Universidad Austral de Chile,Valdivia,Chile","institution_ids":["https://openalex.org/I16465266"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088815725","display_name":"Crist\u00f3bal A. Navarro","orcid":"https://orcid.org/0000-0001-7090-9904"},"institutions":[{"id":"https://openalex.org/I16465266","display_name":"Austral University of Chile","ror":"https://ror.org/029ycp228","country_code":"CL","type":"education","lineage":["https://openalex.org/I16465266"]}],"countries":["CL"],"is_corresponding":false,"raw_author_name":"Cristobal A. Navarro","raw_affiliation_strings":["Instituto de Informática, Universidad Austral de Chile,Valdivia,Chile"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Informática, Universidad Austral de Chile,Valdivia,Chile","institution_ids":["https://openalex.org/I16465266"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085478645","display_name":"H\u00e9ctor Ferrada","orcid":"https://orcid.org/0000-0002-8334-4540"},"institutions":[{"id":"https://openalex.org/I16465266","display_name":"Austral University of Chile","ror":"https://ror.org/029ycp228","country_code":"CL","type":"education","lineage":["https://openalex.org/I16465266"]}],"countries":["CL"],"is_corresponding":false,"raw_author_name":"Hector Ferrada","raw_affiliation_strings":["Instituto de Informática, Universidad Austral de Chile,Valdivia,Chile"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Informática, Universidad Austral de Chile,Valdivia,Chile","institution_ids":["https://openalex.org/I16465266"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17526882,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"abs/1908.05936","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.879838228225708},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7877289056777954},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5859878063201904},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5128860473632812},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.49754980206489563},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.47512751817703247},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4734470546245575},{"id":"https://openalex.org/keywords/array-data-structure","display_name":"Array data structure","score":0.41158103942871094},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36312246322631836},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.24567076563835144},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18892955780029297},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1279071867465973}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.879838228225708},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7877289056777954},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5859878063201904},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5128860473632812},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.49754980206489563},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.47512751817703247},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4734470546245575},{"id":"https://openalex.org/C146064661","wikidata":"https://www.wikidata.org/wiki/Q186152","display_name":"Array data structure","level":2,"score":0.41158103942871094},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36312246322631836},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.24567076563835144},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18892955780029297},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1279071867465973},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sccc57464.2022.10000385","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/sccc57464.2022.10000385","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 41st International Conference of the Chilean Computer Science Society (SCCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1480958225","https://openalex.org/W1522923330","https://openalex.org/W2027790086","https://openalex.org/W2039820867","https://openalex.org/W2050883661","https://openalex.org/W2117689653","https://openalex.org/W2135141146","https://openalex.org/W2323703259","https://openalex.org/W2767135145","https://openalex.org/W2885256265","https://openalex.org/W2901549770","https://openalex.org/W2902093742","https://openalex.org/W2911544077","https://openalex.org/W2967417521","https://openalex.org/W2978572502","https://openalex.org/W3007195951","https://openalex.org/W3038173700","https://openalex.org/W3104528661","https://openalex.org/W3131109761","https://openalex.org/W3188429476"],"related_works":["https://openalex.org/W2505380084","https://openalex.org/W2086739451","https://openalex.org/W2349791858","https://openalex.org/W1578381328","https://openalex.org/W254684032","https://openalex.org/W1824582190","https://openalex.org/W1848192231","https://openalex.org/W2388026393","https://openalex.org/W120214571","https://openalex.org/W4291801887"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,57,62,102,121,169,213,217],"dynamically":[4],"growable":[5],"GPU":[6,12,18,36,140,172,204,225],"array":[7,29,60,64],"(GGArray)":[8],"fully":[9],"implemented":[10],"in":[11,152,157,196],"that":[13,65,78,154],"facilitates":[14],"the":[15,35,52,73,79,88,96,118,131,143,177,183,193,200],"programming":[16],"of":[17,30,34,51,159],"applications":[19,126,153],"with":[20,72,127],"dynamic":[21],"memory.":[22],"The":[23,44],"GGArray":[24,45,80,119,178],"is":[25,46,108,120],"based":[26],"on":[27,130],"an":[28,82,164],"LFVectors,":[31],"taking":[32],"advantage":[33],"architecture":[37],"and":[38,61,90,186,202],"its":[39],"synchronization":[40],"at":[41],"block":[42],"level.":[43],"compared":[47],"to":[48,67,87,198,207],"other":[49],"state":[50],"art":[53],"approaches":[54],"such":[55,162],"as":[56,99,101,134,163],"pre-allocated":[58],"static":[59],"semi-static":[63],"needs":[66],"be":[68,150,180,190],"resized":[69],"through":[70],"communication":[71],"host.":[74],"Experimental":[75],"evaluation":[76],"shows":[77],"achieves":[81],"efficient":[83,219],"memory":[84,113,132,160,205],"usage":[85,133],"close":[86],"optimal":[89],"not":[91,137],"greater":[92],"than":[93],"2":[94],"x":[95],"needed":[97],"memory,":[98],"well":[100],"competitive":[103],"insertion/resize":[104],"performance,":[105],"but":[106],"it":[107,135],"slower":[109],"for":[110,125,142,182,192,223],"regular":[111,170,201],"parallel":[112,218],"accesses.":[114],"Given":[115],"these":[116,175],"results,":[117],"potentially":[122],"useful":[123,151],"structure":[124],"high":[128],"uncertainty":[129],"does":[136],"require":[138],"pre-allocating":[139],"VRAM":[141],"worst":[144],"case":[145],"scenario.":[146],"It":[147],"can":[148,179,189],"also":[149],"exhibit":[155],"phases":[156],"terms":[158],"behavior,":[161],"insertion":[165],"phase":[166,185,195],"followed":[167],"by":[168],"r/w":[171],"phase.":[173],"In":[174],"cases,":[176],"used":[181],"first":[184],"then":[187],"data":[188],"flattened":[191],"second":[194],"order":[197],"allow":[199],"faster":[203],"accesses":[206],"take":[208],"place.":[209],"These":[210],"results":[211],"constitute":[212],"step":[214],"towards":[215],"achieving":[216],"C++":[220],"like":[221],"vector":[222],"modern":[224],"architectures.":[226]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}