{"id":"https://openalex.org/W2023376355","doi":"https://doi.org/10.1109/sc.companion.2012.271","title":"Poster: Exploring Design Space of a 3D Stacked Vector Cache - Designing a 3D Stacked Vector Cache using Conventional EDA Tools","display_name":"Poster: Exploring Design Space of a 3D Stacked Vector Cache - Designing a 3D Stacked Vector Cache using Conventional EDA Tools","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2023376355","doi":"https://doi.org/10.1109/sc.companion.2012.271","mag":"2023376355"},"language":"en","primary_location":{"id":"doi:10.1109/sc.companion.2012.271","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sc.companion.2012.271","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 SC Companion: High Performance Computing, Networking Storage and Analysis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033954091","display_name":"Ryusuke Egawa","orcid":"https://orcid.org/0000-0001-8966-867X"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]},{"id":"https://openalex.org/I4210086780","display_name":"Japan Science and Technology Agency","ror":"https://ror.org/00097mb19","country_code":"JP","type":"government","lineage":["https://openalex.org/I4210086780"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ryusuke Egawa","raw_affiliation_strings":["CREST, JST, Japan","Cyberscience Center, Tohoku University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CREST, JST, Japan","institution_ids":["https://openalex.org/I4210086780"]},{"raw_affiliation_string":"Cyberscience Center, Tohoku University, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074517992","display_name":"Jubee Tada","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Jubee Tada","raw_affiliation_strings":["GSIS, Tohoku University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"GSIS, Tohoku University, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039215626","display_name":"Yusuke Endo","orcid":"https://orcid.org/0000-0002-7223-1938"},"institutions":[{"id":"https://openalex.org/I112524849","display_name":"Yamagata University","ror":"https://ror.org/00xy44n04","country_code":"JP","type":"education","lineage":["https://openalex.org/I112524849"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yusuke Endo","raw_affiliation_strings":["GSSE, Yamagata University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"GSSE, Yamagata University, Japan","institution_ids":["https://openalex.org/I112524849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011172934","display_name":"Hiroyuki Takizawa","orcid":"https://orcid.org/0000-0003-2858-3140"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]},{"id":"https://openalex.org/I4210086780","display_name":"Japan Science and Technology Agency","ror":"https://ror.org/00097mb19","country_code":"JP","type":"government","lineage":["https://openalex.org/I4210086780"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroyuki Takizawa","raw_affiliation_strings":["CREST, JST, Japan","GSIS, Tohoku University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CREST, JST, Japan","institution_ids":["https://openalex.org/I4210086780"]},{"raw_affiliation_string":"GSIS, Tohoku University, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059505921","display_name":"Hiroaki Kobayashi","orcid":"https://orcid.org/0000-0001-6705-9515"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]},{"id":"https://openalex.org/I4210086780","display_name":"Japan Science and Technology Agency","ror":"https://ror.org/00097mb19","country_code":"JP","type":"government","lineage":["https://openalex.org/I4210086780"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroaki Kobayashi","raw_affiliation_strings":["CREST, JST, Japan","Cyberscience Center, Tohoku University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CREST, JST, Japan","institution_ids":["https://openalex.org/I4210086780"]},{"raw_affiliation_string":"Cyberscience Center, Tohoku University, Japan","institution_ids":["https://openalex.org/I201537933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09148439,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1477","last_page":"1477"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8014589548110962},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6731173992156982},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6389584541320801},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5686784982681274},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5648707747459412},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5116744041442871},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4820857644081116},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4779358208179474},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.47008514404296875},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.41547727584838867},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39214178919792175},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3665647506713867},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3200218081474304},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11982682347297668}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8014589548110962},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6731173992156982},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6389584541320801},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5686784982681274},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5648707747459412},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5116744041442871},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4820857644081116},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4779358208179474},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.47008514404296875},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.41547727584838867},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39214178919792175},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3665647506713867},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3200218081474304},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11982682347297668}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sc.companion.2012.271","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sc.companion.2012.271","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 SC Companion: High Performance Computing, Networking Storage and Analysis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2129188682","https://openalex.org/W2061075966","https://openalex.org/W2147122795","https://openalex.org/W3147501184","https://openalex.org/W2167303720","https://openalex.org/W2046128376","https://openalex.org/W2268996566","https://openalex.org/W2038423975","https://openalex.org/W2363672756","https://openalex.org/W2109715593"],"abstract_inverted_index":{"Although":[0],"3D":[1,32,39,58,72],"integration":[2,40],"technologies":[3],"with":[4],"through":[5],"silicon":[6],"vias":[7],"(TSVs)":[8],"have":[9,44],"expected":[10],"to":[11,30],"overcome":[12],"the":[13,20],"memory":[14],"and":[15,66],"power":[16],"wall":[17],"problems":[18],"in":[19],"future":[21],"microprocessor":[22,42],"design,":[23],"there":[24],"is":[25],"no":[26],"promising":[27],"EDA":[28,64],"tools":[29],"design":[31,43,55],"integrated":[33],"VLSIs.":[34],"In":[35],"addition,":[36],"effects":[37],"of":[38,57,71],"on":[41],"not":[45],"been":[46],"discussed":[47],"well.":[48],"Under":[49],"this":[50,52],"situation,":[51],"paper":[53],"presents":[54],"approach":[56],"stacked":[59,73],"cache":[60,74],"memories":[61,75],"using":[62],"existing":[63],"tools,":[65],"shows":[67],"early":[68],"performances":[69],"evaluation":[70],"for":[76],"vector":[77],"processors.":[78]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}