{"id":"https://openalex.org/W4253046107","doi":"https://doi.org/10.1109/sc.2008.5216918","title":"A novel migration-based NUCA design for Chip Multiprocessors","display_name":"A novel migration-based NUCA design for Chip Multiprocessors","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W4253046107","doi":"https://doi.org/10.1109/sc.2008.5216918"},"language":"en","primary_location":{"id":"doi:10.1109/sc.2008.5216918","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sc.2008.5216918","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 SC - International Conference for High Performance Computing, Networking, Storage and Analysis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007116603","display_name":"Mahmut Kandemir","orcid":"https://orcid.org/0000-0002-9940-9951"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M. Kandemir","raw_affiliation_strings":["Pennsylvania State University, USA"],"affiliations":[{"raw_affiliation_string":"Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102713572","display_name":"Feihui Li","orcid":"https://orcid.org/0000-0003-3244-2113"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Feihui Li","raw_affiliation_strings":["NVIDIA"],"affiliations":[{"raw_affiliation_string":"NVIDIA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112796358","display_name":"M.J. Irwin","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.J. Irwin","raw_affiliation_strings":["Pennsylvania State University, USA"],"affiliations":[{"raw_affiliation_string":"Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102805559","display_name":"Seung Woo Son","orcid":"https://orcid.org/0000-0001-8922-418X"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Seung Woo Son","raw_affiliation_strings":["Pennsylvania State University, USA"],"affiliations":[{"raw_affiliation_string":"Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5007116603"],"corresponding_institution_ids":["https://openalex.org/I130769515"],"apc_list":null,"apc_paid":null,"fwci":6.5856,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.97140854,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8623663187026978},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.654056191444397},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6270053386688232},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5757466554641724},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5605846047401428},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.5270485877990723},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5088379979133606},{"id":"https://openalex.org/keywords/data-migration","display_name":"Data migration","score":0.5059096217155457},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.47278547286987305},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4275514483451843},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38160276412963867},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3602665960788727},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25748658180236816},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10380211472511292}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8623663187026978},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.654056191444397},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6270053386688232},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5757466554641724},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5605846047401428},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.5270485877990723},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5088379979133606},{"id":"https://openalex.org/C146152329","wikidata":"https://www.wikidata.org/wiki/Q1932543","display_name":"Data migration","level":2,"score":0.5059096217155457},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.47278547286987305},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4275514483451843},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38160276412963867},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3602665960788727},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25748658180236816},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10380211472511292},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sc.2008.5216918","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sc.2008.5216918","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 SC - International Conference for High Performance Computing, Networking, Storage and Analysis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Reduced inequalities","score":0.7200000286102295,"id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1978187377","https://openalex.org/W1985687326","https://openalex.org/W2010843180","https://openalex.org/W2014809728","https://openalex.org/W2022740893","https://openalex.org/W2059807497","https://openalex.org/W2093036945","https://openalex.org/W2112605786","https://openalex.org/W2113107831","https://openalex.org/W2117324528","https://openalex.org/W2120635877","https://openalex.org/W2126372249","https://openalex.org/W2133044942","https://openalex.org/W2140354616","https://openalex.org/W2153215457","https://openalex.org/W2153709521","https://openalex.org/W2164988937","https://openalex.org/W2170282806","https://openalex.org/W2170653240","https://openalex.org/W2171164959","https://openalex.org/W2243416539","https://openalex.org/W2752573522","https://openalex.org/W3048753427","https://openalex.org/W3140261852","https://openalex.org/W4235489013","https://openalex.org/W4244814458","https://openalex.org/W4245223125","https://openalex.org/W4250680002","https://openalex.org/W4253046107","https://openalex.org/W4255387252","https://openalex.org/W6602996150","https://openalex.org/W6682931303","https://openalex.org/W6684301617","https://openalex.org/W6685301507"],"related_works":["https://openalex.org/W2167303720","https://openalex.org/W2497617944","https://openalex.org/W1563139915","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W4256652509","https://openalex.org/W2109715593","https://openalex.org/W2081416538","https://openalex.org/W2140219379","https://openalex.org/W1918294866"],"abstract_inverted_index":{"Chip":[0],"Multiprocessors":[1],"(CMPs)":[2],"and":[3,36,103,135,160,197],"Non-Uniform":[4],"Cache":[5],"Architectures":[6],"(NUCAs)":[7],"represent":[8],"two":[9],"emerging":[10],"trends":[11],"in":[12,83,150,171,209],"computer":[13],"architecture.":[14],"Targeting":[15],"future":[16],"CMP":[17],"based":[18],"systems":[19],"with":[20],"NUCA":[21,124],"type":[22],"L2":[23,58,85,152,162,195],"caches,":[24],"this":[25,42,101],"paper":[26],"proposes":[27],"a":[28,48,56,89,96,105,122],"novel":[29],"data":[30,53,81,188,203],"migration":[31,43,142,158],"algorithm":[32],"for":[33,51],"parallel":[34],"applications":[35,128],"evaluates":[37],"it.":[38],"The":[39],"goal":[40],"of":[41,69,79,100,108,187],"scheme":[44,72,126],"is":[45,73],"to":[46,121,168,201],"determine":[47],"suitable":[49],"location":[50],"each":[52],"block":[54],"within":[55,193],"large":[57],"space":[59,87],"at":[60],"any":[61],"given":[62],"point":[63],"during":[64,178],"execution.":[65],"A":[66],"unique":[67],"characteristic":[68],"the":[70,77,84,109,130,156,183,194],"proposed":[71,110],"that":[74,140,181],"it":[75],"models":[76],"problem":[78],"optimal":[80],"placement":[82,93,186],"cache":[86],"as":[88],"two-dimensional":[90],"post":[91],"office":[92],"problem,":[94],"presents":[95],"practical":[97],"architectural":[98],"implementation":[99],"model,":[102],"gives":[104],"detailed":[106],"evaluation":[107],"implementation.":[111],"In":[112],"our":[113,119,141,179,211],"experimental":[114],"evaluation,":[115],"we":[116],"also":[117,176],"compare":[118],"approach":[120,143],"previously-proposed":[123],"management":[125],"using":[127],"from":[129],"specomp":[131],"suite,":[132],"oltp,":[133],"specjbb,":[134],"specweb.":[136],"These":[137],"experiments":[138,180],"show":[139],"generates":[144],"about":[145],"35%":[146],"improvement,":[147],"on":[148,166],"average,":[149,167],"average":[151],"access":[153],"latency":[154,163],"over":[155],"previous":[157],"scheme,":[159],"these":[161],"savings":[164],"translate,":[165],"9.5%":[169],"improvement":[170],"IPC":[172],"(instructions":[173],"per":[174],"cycle).We":[175],"observed":[177],"both":[182],"careful":[184],"initial":[185],"(which":[189],"itself":[190],"triggers":[191],"migrations":[192,199],"space)":[196],"subsequent":[198],"(due":[200],"inter-processor":[202],"sharing)":[204],"play":[205],"an":[206],"important":[207],"role":[208],"achieving":[210],"performance":[212],"improvements.":[213]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}