{"id":"https://openalex.org/W4229623008","doi":"https://doi.org/10.1109/sc.2008.5215354","title":"Extending CC-NUMA systems to support write update optimizations","display_name":"Extending CC-NUMA systems to support write update optimizations","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W4229623008","doi":"https://doi.org/10.1109/sc.2008.5215354"},"language":"en","primary_location":{"id":"doi:10.1109/sc.2008.5215354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sc.2008.5215354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 SC - International Conference for High Performance Computing, Networking, Storage and Analysis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103650410","display_name":"Liqun Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Liqun Cheng","raw_affiliation_strings":["Intel Corporation, USA","University of Utah, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"University of Utah, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007283828","display_name":"John B. Carter","orcid":"https://orcid.org/0000-0002-1395-0254"},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]},{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John B. Carter","raw_affiliation_strings":["IBM Austin Research Laboratory, USA","University of Utah, USA"],"affiliations":[{"raw_affiliation_string":"IBM Austin Research Laboratory, USA","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"University of Utah, USA","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103650410"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I223532165"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.28622624,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8747482299804688},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.7453192472457886},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.5889480113983154},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5336011052131653},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.525114119052887},{"id":"https://openalex.org/keywords/consistency-model","display_name":"Consistency model","score":0.45507705211639404},{"id":"https://openalex.org/keywords/consistency","display_name":"Consistency (knowledge bases)","score":0.45013394951820374},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4444696307182312},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.43361932039260864},{"id":"https://openalex.org/keywords/data-consistency","display_name":"Data consistency","score":0.3696497082710266},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.36521390080451965},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3610597848892212},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3446263074874878},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.25138452649116516},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2495097517967224},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.22134163975715637},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.12497302889823914}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8747482299804688},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.7453192472457886},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.5889480113983154},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5336011052131653},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.525114119052887},{"id":"https://openalex.org/C37279795","wikidata":"https://www.wikidata.org/wiki/Q2492305","display_name":"Consistency model","level":3,"score":0.45507705211639404},{"id":"https://openalex.org/C2776436953","wikidata":"https://www.wikidata.org/wiki/Q5163215","display_name":"Consistency (knowledge bases)","level":2,"score":0.45013394951820374},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4444696307182312},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.43361932039260864},{"id":"https://openalex.org/C93361087","wikidata":"https://www.wikidata.org/wiki/Q4426698","display_name":"Data consistency","level":2,"score":0.3696497082710266},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.36521390080451965},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3610597848892212},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3446263074874878},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.25138452649116516},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2495097517967224},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.22134163975715637},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.12497302889823914},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sc.2008.5215354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sc.2008.5215354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 SC - International Conference for High Performance Computing, Networking, Storage and Analysis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Quality Education","score":0.5600000023841858,"id":"https://metadata.un.org/sdg/4"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W307918303","https://openalex.org/W1496710542","https://openalex.org/W1966708898","https://openalex.org/W2011681029","https://openalex.org/W2037531986","https://openalex.org/W2055204455","https://openalex.org/W2059736952","https://openalex.org/W2073776178","https://openalex.org/W2088310619","https://openalex.org/W2096193215","https://openalex.org/W2118383989","https://openalex.org/W2120635877","https://openalex.org/W2120639144","https://openalex.org/W2128310837","https://openalex.org/W2143246663","https://openalex.org/W2144014608","https://openalex.org/W2148740960","https://openalex.org/W2158630919","https://openalex.org/W2162192855","https://openalex.org/W2162826731","https://openalex.org/W2164264749","https://openalex.org/W2537450429","https://openalex.org/W3148387930","https://openalex.org/W4214519867","https://openalex.org/W4232116545","https://openalex.org/W4236466223","https://openalex.org/W4238549726","https://openalex.org/W4248315267","https://openalex.org/W4250205214","https://openalex.org/W4250404340","https://openalex.org/W4252980843","https://openalex.org/W4254511854","https://openalex.org/W4255746825","https://openalex.org/W4256385991","https://openalex.org/W6631615826","https://openalex.org/W6659804468","https://openalex.org/W6677955628","https://openalex.org/W6679513822","https://openalex.org/W6680235953","https://openalex.org/W6680725019","https://openalex.org/W6683580359","https://openalex.org/W6684069170","https://openalex.org/W6684887995","https://openalex.org/W6792816510"],"related_works":["https://openalex.org/W2036306661","https://openalex.org/W2110339542","https://openalex.org/W2155075096","https://openalex.org/W2109703550","https://openalex.org/W2999610704","https://openalex.org/W2143087414","https://openalex.org/W4291186713","https://openalex.org/W2953079396","https://openalex.org/W1965261831","https://openalex.org/W1579785083"],"abstract_inverted_index":{"Processor":[0],"stalls":[1],"and":[2,73,90,153,181,228,242,278,283],"protocol":[3,36,48,54,125],"messages":[4],"caused":[5],"by":[6,271,276,281],"coherence":[7,20],"misses":[8,25],"limit":[9],"the":[10,85,131,139,146,150,163,175,199,221,259,266],"performance":[11,280],"of":[12,87,104,119,239,250],"shared":[13,59,151],"memory":[14,42,205],"applications.":[15,244],"Modern":[16],"multiprocessors":[17],"employ":[18],"write-invalidate":[19,106,124],"protocols,":[21,92],"which":[22,161],"induce":[23],"read":[24],"to":[26,76,114,116,126,130,149,157,166,173,188,198],"ensure":[27,109],"consistency.":[28],"Previous":[29],"research":[30],"has":[31],"shown":[32],"that":[33,168,194,218,258],"an":[34,46,52],"invalidate":[35,53,89],"is":[37,57],"not":[38],"optimal":[39],"for":[40,184,214],"all":[41],"access":[43,129,216],"patterns":[44,217],"-":[45],"update":[47,66,91,100,192,223,233],"can":[49,68,142],"significantly":[50],"outperform":[51],"when":[55],"data":[56,120,165],"heavily":[58],"or":[60,204],"accessed":[61],"in":[62,262,284],"predictable":[63],"patterns.":[64],"However,":[65],"protocols":[67],"generate":[69],"excessive":[70],"network":[71,274],"traffic":[72,275],"are":[74,171],"difficult":[75],"build":[77],"on":[78,102,235],"a":[79,95,105,111,117,122,179,236,246,251],"scalable":[80],"(non-bus)":[81],"interconnect.":[82],"To":[83,108,136],"obtain":[84,127],"benefits":[86],"both":[88],"we":[93,256],"built":[94],"speculative":[96,191,222],"sequentially":[97],"consistent":[98],"write-":[99],"mechanism":[101,193],"top":[103],"protocol.":[107],"coherence,":[110],"processor":[112,141,200],"wishing":[113],"write":[115],"block":[118,132,148],"uses":[121],"traditional":[123],"exclusive":[128],"before":[133],"modifying":[134],"it.":[135],"improve":[137,279],"performance,":[138],"writing":[140],"later":[143],"self-":[144],"downgrade":[145],"modified":[147],"state":[152],"flush":[154],"it":[155,169],"back":[156],"its":[158],"home":[159],"node,":[160],"forwards":[162],"new":[164],"processors":[167],"predicts":[170],"likely":[172],"consume":[174],"data.":[176],"We":[177,208,230],"present":[178,210],"practical":[180],"cost-effective":[182],"design":[183],"extending":[185],"CC-NUMA":[186],"systems":[187],"support":[189],"this":[190,263],"requires":[195],"no":[196,285],"changes":[197],"core,":[201],"bus":[202],"interface,":[203],"consistency":[206],"model.":[207],"also":[209],"two":[211],"hardware-efficient":[212],"mechanisms":[213,234,260],"detecting":[215],"benefit":[219],"from":[220],"mechanism,":[224],"stable":[225],"reader":[226],"set":[227],"stream.":[229],"evaluate":[231],"our":[232],"wide":[237],"range":[238],"scientific":[240],"benchmarks":[241],"commercial":[243],"Using":[245],"cycle-accurate":[247],"execution-driven":[248],"simulator":[249],"future":[252],"16-node":[253],"SGI":[254],"multiprocessor,":[255],"find":[257],"proposed":[261],"paper":[264],"reduce":[265,273],"average":[267],"remote":[268],"miss":[269],"rate":[270],"30%,":[272],"15%,":[277],"10%,":[282],"case":[286],"hurt":[287],"performance.":[288]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}