{"id":"https://openalex.org/W4417402819","doi":"https://doi.org/10.1109/sbesc68008.2025.11288856","title":"TORVS: A Lightweight Dual-Issue Superscalar RISC-V Core for FPGA-Based Systems","display_name":"TORVS: A Lightweight Dual-Issue Superscalar RISC-V Core for FPGA-Based Systems","publication_year":2025,"publication_date":"2025-11-24","ids":{"openalex":"https://openalex.org/W4417402819","doi":"https://doi.org/10.1109/sbesc68008.2025.11288856"},"language":null,"primary_location":{"id":"doi:10.1109/sbesc68008.2025.11288856","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbesc68008.2025.11288856","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 XV Symposium on Computing Systems Engineering (SBESC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114380058","display_name":"Lucas Arruk Mendes","orcid":null},"institutions":[{"id":"https://openalex.org/I177909021","display_name":"Universidade Federal de S\u00e3o Carlos","ror":"https://ror.org/00qdc6m37","country_code":"BR","type":"education","lineage":["https://openalex.org/I177909021"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Lucas Arruk Mendes","raw_affiliation_strings":["Federal University of São Carlos,Department of Computing,São Carlos,Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of São Carlos,Department of Computing,São Carlos,Brazil","institution_ids":["https://openalex.org/I177909021"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114380059","display_name":"Maur\u00edcio Figueiredo","orcid":null},"institutions":[{"id":"https://openalex.org/I177909021","display_name":"Universidade Federal de S\u00e3o Carlos","ror":"https://ror.org/00qdc6m37","country_code":"BR","type":"education","lineage":["https://openalex.org/I177909021"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Maur\u00edcio Figueiredo","raw_affiliation_strings":["Federal University of São Carlos,Department of Computing,São Carlos,Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of São Carlos,Department of Computing,São Carlos,Brazil","institution_ids":["https://openalex.org/I177909021"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114380060","display_name":"Ricardo Menotti","orcid":null},"institutions":[{"id":"https://openalex.org/I177909021","display_name":"Universidade Federal de S\u00e3o Carlos","ror":"https://ror.org/00qdc6m37","country_code":"BR","type":"education","lineage":["https://openalex.org/I177909021"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Menotti","raw_affiliation_strings":["Federal University of São Carlos,Department of Computing,São Carlos,Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of São Carlos,Department of Computing,São Carlos,Brazil","institution_ids":["https://openalex.org/I177909021"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5114380058"],"corresponding_institution_ids":["https://openalex.org/I177909021"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.46563264,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.637499988079071,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.637499988079071,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.13130000233650208,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.07349999994039536,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5906999707221985},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.5702000260353088},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5418999791145325},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.4952999949455261},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.47350001335144043},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.45570001006126404},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.429500013589859}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7511000037193298},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5906999707221985},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.5702000260353088},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5418999791145325},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.541700005531311},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4952999949455261},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.47350001335144043},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.45570001006126404},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.429500013589859},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40540000796318054},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.3788999915122986},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.36899998784065247},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.3662000000476837},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3619999885559082},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.31790000200271606},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3059000074863434},{"id":"https://openalex.org/C2780365336","wikidata":"https://www.wikidata.org/wiki/Q25047934","display_name":"Single-core","level":2,"score":0.28130000829696655},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.27959999442100525},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2784000039100647},{"id":"https://openalex.org/C22762622","wikidata":"https://www.wikidata.org/wiki/Q628904","display_name":"Operating point","level":2,"score":0.25189998745918274}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbesc68008.2025.11288856","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbesc68008.2025.11288856","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 XV Symposium on Computing Systems Engineering (SBESC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W220440441","https://openalex.org/W2063520155","https://openalex.org/W2112833506","https://openalex.org/W2132635145","https://openalex.org/W2138351227","https://openalex.org/W3013692244","https://openalex.org/W3091858020","https://openalex.org/W4403683081"],"related_works":[],"abstract_inverted_index":{"TORVS":[0,140],"is":[1,35],"a":[2,64,116,129],"lightweight,":[3],"open-source,":[4],"parameterizable,":[5],"dual-issue,":[6],"in-order":[7],"superscalar":[8],"RISC-V":[9],"core":[10,101],"optimized":[11],"for":[12,53,151],"FPGA-based":[13],"systems.":[14],"It":[15],"implements":[16],"the":[17,48,56,124,136],"RV32I":[18],"instruction":[19,79],"set":[20],"and":[21,32,46,81,96,104,126],"comprises":[22],"two":[23,38,90],"five-stage":[24],"symmetric":[25],"pipelines:":[26],"fetch,":[27],"decode,":[28],"execute,":[29],"memory":[30],"access,":[31],"write-back.":[33],"Parameterization":[34],"achieved":[36],"through":[37],"orthogonal":[39],"tuning":[40],"axes:":[41],"(i)":[42],"branch":[43],"predictor":[44],"selection":[45],"(ii)":[47],"subset":[49],"of":[50,61,118,128,139],"instructions":[51],"allowed":[52],"dispatch":[54],"to":[55,122],"second":[57],"pipeline.":[58],"Each":[59],"combination":[60],"parameters":[62],"defines":[63],"unique":[65],"design":[66,138],"point":[67],"with":[68,89,115],"its":[69,148],"own":[70],"area\u2013performance":[71],"trade-off,":[72],"characterized":[73],"by":[74],"FPGA":[75,111],"usage,":[76],"cycles":[77],"per":[78],"(CPI),":[80],"maximum":[82],"operating":[83],"frequency.":[84],"All":[85],"configurations":[86],"were":[87,120],"validated":[88],"standard":[91],"benchmarks:":[92],"CoreMark":[93],"(1.176\u20131.600":[94],"CoreMark/MHz)":[95],"Dhrystones":[97],"(1.708\u20132.331":[98],"DMIPS/MHz).":[99],"The":[100,132],"was":[102],"synthesized":[103],"successfully":[105],"tested":[106],"on":[107],"an":[108],"Intel":[109],"DE10-Standard":[110],"board.":[112],"Several":[113],"comparisons":[114],"variety":[117],"processors":[119],"made":[121],"understand":[123],"advantages":[125],"disadvantages":[127],"lightweight":[130,137],"core.":[131],"conclusion":[133],"shows":[134],"that":[135],"delivers":[141],"competitive":[142],"performance":[143],"in":[144],"basic":[145],"operations,":[146],"whereas":[147],"efficiency":[149],"declines":[150],"more":[152],"complex":[153],"workloads.":[154]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-12-16T00:00:00"}