{"id":"https://openalex.org/W4388967027","doi":"https://doi.org/10.1109/sbesc60926.2023.10324275","title":"Experimental analysis of the symmetry of approximate adder designs in FPGA and ASIC","display_name":"Experimental analysis of the symmetry of approximate adder designs in FPGA and ASIC","publication_year":2023,"publication_date":"2023-11-21","ids":{"openalex":"https://openalex.org/W4388967027","doi":"https://doi.org/10.1109/sbesc60926.2023.10324275"},"language":"en","primary_location":{"id":"doi:10.1109/sbesc60926.2023.10324275","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/sbesc60926.2023.10324275","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 XIII Brazilian Symposium on Computing Systems Engineering (SBESC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055438571","display_name":"Tiago da Silva Almeida","orcid":"https://orcid.org/0000-0002-0420-4188"},"institutions":[{"id":"https://openalex.org/I41458283","display_name":"Universidade Federal do Tocantins","ror":"https://ror.org/053xy8k29","country_code":"BR","type":"education","lineage":["https://openalex.org/I41458283"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Tiago Almeida","raw_affiliation_strings":["Universidade Federal do Tocantins (UFT),Department of Computer Science,Palmas,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal do Tocantins (UFT),Department of Computer Science,Palmas,Brazil","institution_ids":["https://openalex.org/I41458283"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068796524","display_name":"Isa\u00edas Felzmann","orcid":"https://orcid.org/0000-0003-3048-8310"},"institutions":[{"id":"https://openalex.org/I181391015","display_name":"Universidade Estadual de Campinas (UNICAMP)","ror":"https://ror.org/04wffgt70","country_code":"BR","type":"education","lineage":["https://openalex.org/I181391015"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Isa\u00edas Felzmann","raw_affiliation_strings":["University of Campinas (UNICAMP),Institute of Computing,Campinas,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Campinas (UNICAMP),Institute of Computing,Campinas,Brazil","institution_ids":["https://openalex.org/I181391015"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091197122","display_name":"Lucas Wanner","orcid":"https://orcid.org/0000-0002-5564-698X"},"institutions":[{"id":"https://openalex.org/I181391015","display_name":"Universidade Estadual de Campinas (UNICAMP)","ror":"https://ror.org/04wffgt70","country_code":"BR","type":"education","lineage":["https://openalex.org/I181391015"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Lucas Wanner","raw_affiliation_strings":["University of Campinas (UNICAMP),Institute of Computing,Campinas,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Campinas (UNICAMP),Institute of Computing,Campinas,Brazil","institution_ids":["https://openalex.org/I181391015"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5409,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59358147,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.910990297794342},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8115176558494568},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7460415959358215},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6872673034667969},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4637829065322876},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.42019224166870117},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4084915220737457},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3591167628765106}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.910990297794342},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8115176558494568},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7460415959358215},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6872673034667969},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4637829065322876},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.42019224166870117},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4084915220737457},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3591167628765106},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbesc60926.2023.10324275","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/sbesc60926.2023.10324275","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 XIII Brazilian Symposium on Computing Systems Engineering (SBESC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W156779288","https://openalex.org/W2612139336","https://openalex.org/W2915375354","https://openalex.org/W2915771847","https://openalex.org/W2916778556","https://openalex.org/W2946310070","https://openalex.org/W2946711010","https://openalex.org/W2952499714","https://openalex.org/W2962764179","https://openalex.org/W2963082845","https://openalex.org/W2980026972","https://openalex.org/W3013389427","https://openalex.org/W3017014966","https://openalex.org/W3018203643","https://openalex.org/W3071517735","https://openalex.org/W3080418756","https://openalex.org/W3092362650","https://openalex.org/W3096343028","https://openalex.org/W3107255746","https://openalex.org/W3146543203","https://openalex.org/W3155319175","https://openalex.org/W3166637233","https://openalex.org/W4211125327","https://openalex.org/W4234461763","https://openalex.org/W4287921882","https://openalex.org/W4291213652","https://openalex.org/W4379792983"],"related_works":["https://openalex.org/W1485756991","https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W2082487009","https://openalex.org/W2376218453","https://openalex.org/W2984236338"],"abstract_inverted_index":{"The":[0,114,135],"approximate":[1,96],"hardware":[2],"design":[3,77,104],"is":[4,60],"a":[5,67,72],"suitable":[6],"candidate":[7],"for":[8,123,191,195],"newer":[9],"custom":[10],"designs":[11,170],"to":[12,26,80,98,116,177],"improve":[13],"performance,":[14],"resource":[15,92,101,167],"usage,":[16,168],"and":[17,33,50,91,108,131,151,160,183,193],"energy":[18],"efficiency.":[19],"Many":[20],"researchers":[21],"have":[22],"used":[23,66,127],"different":[24,144,166],"approaches":[25],"creating":[27],"simulated":[28],"experiments,":[29],"such":[30],"as":[31],"FPGA":[32,82,107],"ASIC.":[34],"This":[35],"fact":[36],"can":[37,54,173],"imply":[38],"deviation":[39],"in":[40,95,106,171],"the":[41,47,75,100,111,120,138,181,184,196],"independent":[42],"variable":[43],"under":[44],"observation,":[45],"i.e.,":[46],"area":[48],"utilization,":[49],"power":[51,89,192],"dissipation,":[52,90],"which":[53],"vary":[55],"asymmetrically.":[56],"However,":[57],"how":[58],"asymmetrical":[59],"this":[61,85],"variation?":[62],"What":[63],"if":[64],"we":[65],"high-level":[68],"synthesis":[69],"approach?":[70],"Can":[71],"characterization":[73],"of":[74,103,137],"ASIC":[76,109,172],"be":[78,117,174,189],"transferred":[79],"an":[81],"design?":[83],"Thus,":[84],"research":[86],"has":[87],"analyzed":[88],"utilization":[93],"(LUT+FF)":[94],"adders":[97],"characterize":[99],"usage":[102],"accelerators":[105],"from":[110],"EvoApprox":[112],"library.":[113],"application":[115],"tested":[118],"was":[119],"Sobel":[121],"filter":[122],"image":[124],"processing.":[125],"We":[126,154],"Polarfire,":[128],"Arty":[129],"35T,":[130],"Alveo":[132],"U250":[133],"FPGAs.":[134],"hypotheses":[136],"experiment":[139],"were":[140],"evaluated":[141],"using":[142],"three":[143],"statistical":[145],"tests,":[146],"One-Way":[147],"ANOVA,":[148],"Tukey\u2019s":[149],"test,":[150],"Bartlett\u2019s":[152],"test.":[153],"found":[155],"that":[156],"even":[157],"though":[158],"ASICs":[159],"FPGAs":[161,178],"are":[162],"commonly":[163],"considered":[164],"with":[165],"approximated":[169],"statistically":[175],"similar":[176],"depending":[179],"on":[180],"application,":[182],"difference":[185],"between":[186],"them":[187],"could":[188],"negligible":[190],"mostly":[194],"area.":[197]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}