{"id":"https://openalex.org/W3013462015","doi":"https://doi.org/10.1109/sbesc49506.2019.9046083","title":"Generating Optimized Multicore Accelerator Architectures","display_name":"Generating Optimized Multicore Accelerator Architectures","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3013462015","doi":"https://doi.org/10.1109/sbesc49506.2019.9046083","mag":"3013462015"},"language":"en","primary_location":{"id":"doi:10.1109/sbesc49506.2019.9046083","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbesc49506.2019.9046083","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IX Brazilian Symposium on Computing Systems Engineering (SBESC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011670237","display_name":"Alba Sandyra Bezerra Lopes","orcid":"https://orcid.org/0000-0002-2016-055X"},"institutions":[{"id":"https://openalex.org/I3020002803","display_name":"Instituto Federal do Rio Grande do Norte","ror":"https://ror.org/04je48v27","country_code":"BR","type":"education","lineage":["https://openalex.org/I3020002803"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Alba S. B. Lopes","raw_affiliation_strings":["Campus Natal-Zona Norte, IFRN, Natal, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Campus Natal-Zona Norte, IFRN, Natal, Brazil","institution_ids":["https://openalex.org/I3020002803"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034556690","display_name":"Marcelo Brandalero","orcid":"https://orcid.org/0000-0002-0012-7023"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marcelo Brandalero","raw_affiliation_strings":["Instituto de Informatica, UFRGS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Informatica, UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078952423","display_name":"Antonio Carlos Schneider Beck","orcid":"https://orcid.org/0000-0002-4492-1747"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Antonio C. S. Beck","raw_affiliation_strings":["Instituto de Informatica, UFRGS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Informatica, UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103034522","display_name":"Monica Pereira","orcid":"https://orcid.org/0000-0002-6580-1250"},"institutions":[{"id":"https://openalex.org/I35046152","display_name":"Universidade Federal do Rio Grande do Norte","ror":"https://ror.org/04wn09761","country_code":"BR","type":"education","lineage":["https://openalex.org/I35046152"]},{"id":"https://openalex.org/I4210088480","display_name":"Universidade Potiguar","ror":"https://ror.org/00315pw02","country_code":"BR","type":"education","lineage":["https://openalex.org/I4210088480"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Monica Magalhaes Pereira","raw_affiliation_strings":["DIMAp, UFRN, Natal, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIMAp, UFRN, Natal, Brazil","institution_ids":["https://openalex.org/I35046152","https://openalex.org/I4210088480"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2943,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.79979649,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"119","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8409394025802612},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7901074290275574},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7405783534049988},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6699753403663635},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.6419477462768555},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.6129476428031921},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.5062403082847595},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49778103828430176},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4702918529510498},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4517374634742737},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4325532615184784},{"id":"https://openalex.org/keywords/power-budget","display_name":"Power budget","score":0.4140413701534271},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.28660720586776733}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8409394025802612},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7901074290275574},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7405783534049988},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6699753403663635},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.6419477462768555},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.6129476428031921},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.5062403082847595},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49778103828430176},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4702918529510498},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4517374634742737},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4325532615184784},{"id":"https://openalex.org/C149768029","wikidata":"https://www.wikidata.org/wiki/Q1509342","display_name":"Power budget","level":4,"score":0.4140413701534271},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.28660720586776733},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C89227174","wikidata":"https://www.wikidata.org/wiki/Q2388981","display_name":"Electric power system","level":3,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbesc49506.2019.9046083","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbesc49506.2019.9046083","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IX Brazilian Symposium on Computing Systems Engineering (SBESC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1551995088","https://openalex.org/W1646994543","https://openalex.org/W1686420892","https://openalex.org/W1973069666","https://openalex.org/W1974850644","https://openalex.org/W1974887540","https://openalex.org/W1980972304","https://openalex.org/W1985687979","https://openalex.org/W1991856150","https://openalex.org/W2024162789","https://openalex.org/W2040518724","https://openalex.org/W2054548832","https://openalex.org/W2082365376","https://openalex.org/W2085125624","https://openalex.org/W2111386530","https://openalex.org/W2116553927","https://openalex.org/W2138104784","https://openalex.org/W2147657366","https://openalex.org/W2170382128","https://openalex.org/W2386235353","https://openalex.org/W2560221416","https://openalex.org/W2594966302","https://openalex.org/W2612816569","https://openalex.org/W2769769195","https://openalex.org/W2909273911","https://openalex.org/W2913547314","https://openalex.org/W3140458327","https://openalex.org/W4232751114","https://openalex.org/W4288600538","https://openalex.org/W6644093946","https://openalex.org/W6758819424"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W3012895752","https://openalex.org/W4384937382","https://openalex.org/W2735584550","https://openalex.org/W2955328870","https://openalex.org/W1965052050","https://openalex.org/W1987176048","https://openalex.org/W2166713816"],"abstract_inverted_index":{"Designing":[0],"multicores":[1,108,172],"architectures":[2,48,105,109],"to":[3,35,42,54,61,71,82,106,177,190],"achieve":[4],"a":[5,15,131,143,165,174,181],"balance":[6,36],"between":[7],"performance,":[8,112],"area":[9,115],"and":[10,57,64,74,77,92,114,138,153,197],"energy":[11,56,76,113,139,196,200],"efficiency":[12],"is":[13,40,80],"still":[14],"challenge":[16],"given":[17],"the":[18,37,169],"large":[19],"diversity":[20],"of":[21,133,156,161,183,185,203],"embedded":[22],"applications.":[23],"In":[24,94],"this":[25,95],"scenario,":[26,168],"combining":[27],"different":[28,89],"hardware":[29],"processing":[30],"elements":[31],"at":[32,164],"design":[33],"time":[34],"aforementioned":[38],"constraints":[39],"crucial":[41],"provide":[43,83,107],"an":[44,199],"efficient":[45],"design.":[46],"Reconfigurable":[47],"(RAs)":[49],"are":[50],"flexible":[51],"platforms":[52],"able":[53],"save":[55,191,207],"improve":[58],"performance":[59,73,128,135],"due":[60],"their":[62],"reconfiguration":[63],"parallelism":[65],"exploitation":[66],"capability.":[67],"However,":[68],"in":[69,195,211],"order":[70],"enhance":[72],"reduce":[75],"area,":[78],"it":[79,187],"necessary":[81],"optimized":[84,110,170],"designs,":[85],"choosing":[86],"among":[87],"many":[88],"processor":[90,150],"cores":[91],"RAs.":[93],"work,":[96],"we":[97],"combine":[98],"superscalar":[99],"processors":[100],"with":[101,180,198],"coarse":[102],"grained":[103],"reconfigurable":[104],"for":[111,130],"under":[116],"certain":[117],"constraints.":[118],"The":[119],"proposed":[120],"designs":[121],"were":[122],"generated":[123,171],"considering":[124],"three":[125],"scenarios:":[126],"highest":[127],"possible":[129,189],"set":[132],"benchmarks;":[134],"threshold":[136],"limitation":[137],"budget.":[140],"We":[141],"perform":[142],"case":[144],"study":[145],"varying":[146],"micro-architectural":[147],"parameters":[148],"as":[149],"issue":[151],"width":[152],"CGRA":[154],"number":[155],"functional":[157],"units.":[158],"As":[159],"results":[160],"our":[162],"experiments":[163],"specific":[166],"evaluated":[167],"achieved":[173],"speedup":[175],"up":[176],"2.8x.":[178],"Additionally,":[179],"reduction":[182],"10%":[184],"speedup,":[186],"was":[188],"more":[192,208],"than":[193,209],"11%":[194],"saving":[201],"budget":[202],"20%,":[204],"one":[205],"can":[206],"30%":[210],"area.":[212]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}