{"id":"https://openalex.org/W4415744094","doi":"https://doi.org/10.1109/sbcci66862.2025.11218681","title":"Hey AI, Generate Me a Hardware Code! Agentic AI-based Hardware Design & Verification","display_name":"Hey AI, Generate Me a Hardware Code! Agentic AI-based Hardware Design & Verification","publication_year":2025,"publication_date":"2025-08-25","ids":{"openalex":"https://openalex.org/W4415744094","doi":"https://doi.org/10.1109/sbcci66862.2025.11218681"},"language":null,"primary_location":{"id":"doi:10.1109/sbcci66862.2025.11218681","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci66862.2025.11218681","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 38th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2507.02660","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5094261345","display_name":"Deepak Narayan Gadde","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Deepak Narayan Gadde","raw_affiliation_strings":["Infineon Technologies Dresden GmbH & Co. KG,Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies Dresden GmbH & Co. KG,Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5119956743","display_name":"Keerthan Kopparam Radhakrishna","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Keerthan Kopparam Radhakrishna","raw_affiliation_strings":["Infineon Technologies Dresden GmbH & Co. KG,Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies Dresden GmbH & Co. KG,Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120207023","display_name":"Vaisakh Naduvodi Viswambharan","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Vaisakh Naduvodi Viswambharan","raw_affiliation_strings":["Infineon Technologies Dresden GmbH & Co. KG,Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies Dresden GmbH & Co. KG,Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041815520","display_name":"Aman Kumar","orcid":"https://orcid.org/0000-0002-4718-3903"},"institutions":[{"id":"https://openalex.org/I4210144507","display_name":"Infineon Technologies (Singapore)","ror":"https://ror.org/0470e9841","country_code":"SG","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210144507"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Aman Kumar","raw_affiliation_strings":["Infineon Technologies India Pvt. Ltd,India"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies India Pvt. Ltd,India","institution_ids":["https://openalex.org/I4210144507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032411828","display_name":"Djones Lettnin","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Djones Lettnin","raw_affiliation_strings":["Infineon Technologies AG,Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG,Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066184879","display_name":"Wolfgang Kunz","orcid":"https://orcid.org/0000-0002-6612-2946"},"institutions":[{"id":"https://openalex.org/I2802076133","display_name":"University of Koblenz and Landau","ror":"https://ror.org/01j9f6752","country_code":"DE","type":"education","lineage":["https://openalex.org/I2802076133"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Wolfgang Kunz","raw_affiliation_strings":["Rheinland-Pfälzische Technische Universität Kaiserslautern-Landau,Germany"],"affiliations":[{"raw_affiliation_string":"Rheinland-Pfälzische Technische Universität Kaiserslautern-Landau,Germany","institution_ids":["https://openalex.org/I2802076133"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067284166","display_name":"Sebastian Simon","orcid":"https://orcid.org/0000-0003-1420-4648"},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sebastian Simon","raw_affiliation_strings":["Infineon Technologies Dresden GmbH & Co. KG,Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies Dresden GmbH & Co. KG,Germany","institution_ids":["https://openalex.org/I137594350"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5094261345"],"corresponding_institution_ids":["https://openalex.org/I137594350"],"apc_list":null,"apc_paid":null,"fwci":6.428,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.96876611,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.3479999899864197,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.3479999899864197,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11689","display_name":"Adversarial Robustness in Machine Learning","score":0.08479999750852585,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.048700001090765,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5404999852180481},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.46230000257492065},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.3928000032901764},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.382099986076355},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.374099999666214},{"id":"https://openalex.org/keywords/transformation","display_name":"Transformation (genetics)","score":0.34119999408721924},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.3409999907016754},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.32670000195503235}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6700000166893005},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5404999852180481},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5160999894142151},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.46230000257492065},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.453000009059906},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.3928000032901764},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3847000002861023},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.382099986076355},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.374099999666214},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.34119999408721924},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.3409999907016754},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.32670000195503235},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.3167000114917755},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3156999945640564},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3149000108242035},{"id":"https://openalex.org/C33276779","wikidata":"https://www.wikidata.org/wiki/Q1943363","display_name":"Design elements and principles","level":2,"score":0.29409998655319214},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2791999876499176},{"id":"https://openalex.org/C49777639","wikidata":"https://www.wikidata.org/wiki/Q5264354","display_name":"Design language","level":2,"score":0.27559998631477356},{"id":"https://openalex.org/C161394538","wikidata":"https://www.wikidata.org/wiki/Q3127397","display_name":"Hardware compatibility list","level":4,"score":0.27390000224113464},{"id":"https://openalex.org/C195324797","wikidata":"https://www.wikidata.org/wiki/Q33742","display_name":"Natural language","level":2,"score":0.2711000144481659},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.26440000534057617},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.25279998779296875}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/sbcci66862.2025.11218681","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci66862.2025.11218681","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 38th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:2507.02660","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2507.02660","pdf_url":"https://arxiv.org/pdf/2507.02660","source":{"id":"https://openalex.org/S4393918464","display_name":"ArXiv.org","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2507.02660","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2507.02660","pdf_url":"https://arxiv.org/pdf/2507.02660","source":{"id":"https://openalex.org/S4393918464","display_name":"ArXiv.org","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W4401568701","https://openalex.org/W4402835458","https://openalex.org/W4405947445","https://openalex.org/W4406892424"],"related_works":[],"abstract_inverted_index":{"Modern":[0],"Integrated":[1],"Circuits":[2],"(ICs)":[3],"are":[4],"becoming":[5],"increasingly":[6],"complex,":[7],"and":[8,20,28,41,82,127,135,159],"so":[9],"is":[10,139],"their":[11],"development":[12],"process.":[13],"Hardware":[14],"design":[15,97,108,134],"verification":[16,152],"entails":[17],"a":[18,45,56,90,123],"methodical":[19],"disciplined":[21],"approach":[22,105],"to":[23,43,72,106,120],"the":[24,60],"planning,":[25],"development,":[26],"execution,":[27],"sign-off":[29],"of":[30,50,62,93],"functionally":[31],"correct":[32],"hardware":[33,96,107,133],"designs.":[34],"This":[35,99,137],"tedious":[36],"process":[37],"requires":[38],"significant":[39,57],"effort":[40],"time":[42,153],"ensure":[44],"bug-free":[46],"tape-out.":[47],"The":[48],"field":[49],"Natural":[51],"Language":[52,64],"Processing":[53],"has":[54],"undergone":[55],"transformation":[58],"with":[59,116,150],"advent":[61],"Large":[63],"Models":[65],"(LLMs).":[66],"These":[67],"powerful":[68],"models,":[69],"often":[70],"referred":[71],"as":[73],"Generative":[74],"AI":[75,112],"(GenAI),":[76],"have":[77],"revolutionized":[78],"how":[79],"machines":[80],"understand":[81],"generate":[83],"human":[84],"language,":[85],"enabling":[86],"unprecedented":[87],"advancements":[88],"in":[89,114,122],"wide":[91],"array":[92],"applications,":[94],"including":[95],"verification.":[98,136],"paper":[100],"presents":[101],"an":[102],"agentic":[103],"AI-based":[104],"verification,":[109],"which":[110],"empowers":[111],"agents,":[113],"collaboration":[115],"Human-in-the-Loop":[117],"(HITL)":[118],"intervention,":[119],"engage":[121],"more":[124],"dynamic,":[125],"iterative,":[126],"self-reflective":[128],"process,":[129],"ultimately":[130],"performing":[131],"end-to-end":[132],"methodology":[138],"evaluated":[140],"on":[141],"five":[142],"open-source":[143],"designs,":[144],"achieving":[145],"over":[146],"$95":[147],"\\%$":[148],"coverage":[149],"reduced":[151],"while":[154],"demonstrating":[155],"superior":[156],"performance,":[157],"adaptability,":[158],"configurability.":[160]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-31T00:00:00"}