{"id":"https://openalex.org/W4415744071","doi":"https://doi.org/10.1109/sbcci66862.2025.11218679","title":"Analysis of Representative Critical Path as Delay Line for Bundled-Data Circuits","display_name":"Analysis of Representative Critical Path as Delay Line for Bundled-Data Circuits","publication_year":2025,"publication_date":"2025-08-25","ids":{"openalex":"https://openalex.org/W4415744071","doi":"https://doi.org/10.1109/sbcci66862.2025.11218679"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci66862.2025.11218679","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci66862.2025.11218679","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 38th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101747177","display_name":"J\u00e9ssica Lopes dos Santos","orcid":"https://orcid.org/0009-0003-7771-0123"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J\u00e9ssica Gonsalves Santos","raw_affiliation_strings":["Univ. Grenoble Alpes, CNRS, Grenoble INP, Univ. Grenoble Alpes,CNRS, Grenoble INP, TIMA,Grenoble,France,F-38000"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, CNRS, Grenoble INP, Univ. Grenoble Alpes,CNRS, Grenoble INP, TIMA,Grenoble,France,F-38000","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Ismael de Almeida Junior","orcid":null},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Ismael de Almeida Junior","raw_affiliation_strings":["Univ. Grenoble Alpes, CNRS, Grenoble INP, Univ. Grenoble Alpes,CNRS, Grenoble INP, TIMA,Grenoble,France,F-38000"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, CNRS, Grenoble INP, Univ. Grenoble Alpes,CNRS, Grenoble INP, TIMA,Grenoble,France,F-38000","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113676180","display_name":"Sylvain Engels","orcid":null},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Sylvain Engels","raw_affiliation_strings":["Univ. Grenoble Alpes, CNRS, Grenoble INP, Univ. Grenoble Alpes,CNRS, Grenoble INP, TIMA,Grenoble,France,F-38000"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, CNRS, Grenoble INP, Univ. Grenoble Alpes,CNRS, Grenoble INP, TIMA,Grenoble,France,F-38000","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109569165","display_name":"Robin Wilson","orcid":null},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Robin Wilson","raw_affiliation_strings":["Univ. Grenoble Alpes, CNRS, Grenoble INP, Univ. Grenoble Alpes,CNRS, Grenoble INP, TIMA,Grenoble,France,F-38000"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, CNRS, Grenoble INP, Univ. Grenoble Alpes,CNRS, Grenoble INP, TIMA,Grenoble,France,F-38000","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I899635006"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038428972","display_name":"Laurent Fesquet","orcid":"https://orcid.org/0000-0002-6045-8510"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Laurent Fesquet","raw_affiliation_strings":["Univ. Grenoble Alpes, CNRS, Grenoble INP, Univ. Grenoble Alpes,CNRS, Grenoble INP, TIMA,Grenoble,France,F-38000"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, CNRS, Grenoble INP, Univ. Grenoble Alpes,CNRS, Grenoble INP, TIMA,Grenoble,France,F-38000","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.9408,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.9723586,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9886999726295471,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9886999726295471,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.0017999999690800905,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.0013000000035390258,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.6168000102043152},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.582099974155426},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5717999935150146},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5602999925613403},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.5336999893188477},{"id":"https://openalex.org/keywords/delay-line-oscillator","display_name":"Delay line oscillator","score":0.5253000259399414},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5138000249862671},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4327999949455261},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.4203000068664551},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.4104999899864197}],"concepts":[{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.6168000102043152},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.582099974155426},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5717999935150146},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5602999925613403},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.5336999893188477},{"id":"https://openalex.org/C26907483","wikidata":"https://www.wikidata.org/wiki/Q5253479","display_name":"Delay line oscillator","level":4,"score":0.5253000259399414},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5228000283241272},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5187000036239624},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5138000249862671},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4327999949455261},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.4203000068664551},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.4104999899864197},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.4023999869823456},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.36149999499320984},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.36059999465942383},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.3573000133037567},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.35350000858306885},{"id":"https://openalex.org/C61797465","wikidata":"https://www.wikidata.org/wiki/Q1188986","display_name":"Term (time)","level":2,"score":0.35249999165534973},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.31850001215934753},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.30730000138282776},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.29840001463890076},{"id":"https://openalex.org/C90201813","wikidata":"https://www.wikidata.org/wiki/Q202957","display_name":"Schmitt trigger","level":3,"score":0.29179999232292175},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.28610000014305115},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.2851000130176544},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.28049999475479126},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.27219998836517334},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2705000042915344},{"id":"https://openalex.org/C2775936607","wikidata":"https://www.wikidata.org/wiki/Q466845","display_name":"Tracking (education)","level":2,"score":0.2678999900817871},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.2603999972343445},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2578999996185303},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.25760000944137573}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/sbcci66862.2025.11218679","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci66862.2025.11218679","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 38th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-05398855v1","is_oa":false,"landing_page_url":"https://hal.science/hal-05398855","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEELink","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1974982221","https://openalex.org/W2107103004","https://openalex.org/W2487142227","https://openalex.org/W2528062963","https://openalex.org/W2767827772","https://openalex.org/W2908473507","https://openalex.org/W4231905827","https://openalex.org/W4390604590"],"related_works":[],"abstract_inverted_index":{"Asynchronous":[0],"Bundled-Data":[1],"circuits":[2],"are":[3],"well-established":[4],"for":[5,42,78,130],"energy-efficient":[6],"applications.":[7],"A":[8,91],"key":[9],"requirement":[10],"in":[11,65,88],"such":[12],"designs":[13],"is":[14,76],"an":[15],"accurate":[16],"delay":[17,26,48,114,132],"matching":[18],"between":[19],"the":[20,24,71,109,121,128],"data":[21],"path":[22,123],"and":[23,38,82,101,139],"associated":[25],"lines,":[27],"which":[28,86],"becomes":[29],"challenging":[30],"due":[31],"to":[32,35,59,136],"increased":[33],"sensitivity":[34],"process,":[36],"voltage,":[37],"temperature":[39],"variations,":[40],"particularly":[41],"low-voltage":[43],"regimes.":[44],"This":[45],"paper":[46],"investigates":[47],"lines":[49],"based":[50],"on":[51],"Representative":[52,73,111],"Critical":[53,74,112],"Path":[54,75,113],"as":[55],"a":[56,102],"robust":[57],"alternative":[58],"traditional":[60],"CMOS":[61],"inverter-based":[62],"chains.":[63],"Implemented":[64],"STMicroelectronics":[66],"28":[67],"nm":[68],"FDSOI":[69],"technology,":[70],"proposed":[72,110],"evaluated":[77],"both":[79],"Low-Voltage":[80],"Threshold":[81,84],"Regular-Voltage":[83],"transistors,":[85],"differ":[87],"energy-performance":[89],"tradeoffs.":[90],"comprehensive":[92],"analysis":[93],"compares":[94],"these":[95],"structures":[96],"across":[97,124],"multiple":[98],"process":[99],"corners":[100],"wide":[103],"voltage":[104],"range.":[105],"Results":[106],"show":[107],"that":[108],"line":[115],"provides":[116],"better":[117],"tracking":[118],"variability":[119],"regarding":[120],"critical":[122],"different":[125],"corners,":[126],"reducing":[127],"need":[129],"large":[131],"margins":[133],"by":[134],"up":[135],"$10":[137],"\\%$":[138,143],"achieving":[140],"approximately":[141],"$30":[142],"energy":[144],"savings.":[145]},"counts_by_year":[{"year":2026,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-31T00:00:00"}