{"id":"https://openalex.org/W4415744183","doi":"https://doi.org/10.1109/sbcci66862.2025.11218677","title":"Transistor Placement Routability Prediction for Standard Cell Design","display_name":"Transistor Placement Routability Prediction for Standard Cell Design","publication_year":2025,"publication_date":"2025-08-25","ids":{"openalex":"https://openalex.org/W4415744183","doi":"https://doi.org/10.1109/sbcci66862.2025.11218677"},"language":null,"primary_location":{"id":"doi:10.1109/sbcci66862.2025.11218677","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci66862.2025.11218677","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 38th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5120207031","display_name":"Vitor H. Fuerstenau","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vitor H. Fuerstenau","raw_affiliation_strings":["UFRGS,Porto Alegre,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UFRGS,Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004981243","display_name":"Felipe T. Bortolon","orcid":"https://orcid.org/0000-0001-6288-978X"},"institutions":[{"id":"https://openalex.org/I4210162115","display_name":"Silvaco (United Kingdom)","ror":"https://ror.org/05bs32x30","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210162115","https://openalex.org/I4405261486"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Felipe Bortolon","raw_affiliation_strings":["Silvaco,Porto Alegre,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silvaco,Porto Alegre,Brazil","institution_ids":["https://openalex.org/I4210162115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120207032","display_name":"Marcos Backes","orcid":null},"institutions":[{"id":"https://openalex.org/I4210162115","display_name":"Silvaco (United Kingdom)","ror":"https://ror.org/05bs32x30","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210162115","https://openalex.org/I4405261486"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Marcos Backes","raw_affiliation_strings":["Silvaco,Porto Alegre,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silvaco,Porto Alegre,Brazil","institution_ids":["https://openalex.org/I4210162115"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Eduardo Barbian","orcid":null},"institutions":[{"id":"https://openalex.org/I4210162115","display_name":"Silvaco (United Kingdom)","ror":"https://ror.org/05bs32x30","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210162115","https://openalex.org/I4405261486"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Eduardo Barbian","raw_affiliation_strings":["Silvaco,Porto Alegre,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silvaco,Porto Alegre,Brazil","institution_ids":["https://openalex.org/I4210162115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002822219","display_name":"Ricardo Prado Abreu Reis","orcid":"https://orcid.org/0000-0002-1252-1976"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Reis","raw_affiliation_strings":["UFRGS,Porto Alegre,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UFRGS,Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.38080695,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.0034000000450760126,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.0019000000320374966,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.7389000058174133},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5679000020027161},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4781999886035919},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.43529999256134033},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.40380001068115234},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.39980000257492065},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.391400009393692},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.38989999890327454},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.37059998512268066}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.7389000058174133},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5679000020027161},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5483999848365784},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4781999886035919},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45320001244544983},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.43529999256134033},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40549999475479126},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.40380001068115234},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.39980000257492065},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.391400009393692},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.38989999890327454},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.37059998512268066},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.36890000104904175},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3677000105381012},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3499999940395355},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.34470000863075256},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.3386000096797943},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3377000093460083},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3312999904155731},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3149999976158142},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.3122999966144562},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3107999861240387},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3037000000476837},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3034999966621399},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.30320000648498535},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.2994000017642975},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.296999990940094},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.29660001397132874},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.2915000021457672},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.27889999747276306},{"id":"https://openalex.org/C119823426","wikidata":"https://www.wikidata.org/wiki/Q184793","display_name":"Computer Aided Design","level":2,"score":0.26170000433921814}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci66862.2025.11218677","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci66862.2025.11218677","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 38th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1977295328","https://openalex.org/W2124007645","https://openalex.org/W2194775991","https://openalex.org/W2605337839","https://openalex.org/W2771551340","https://openalex.org/W2899885603","https://openalex.org/W2945706499","https://openalex.org/W2997716136","https://openalex.org/W2999309192","https://openalex.org/W3100453629","https://openalex.org/W3140720939","https://openalex.org/W3175784602","https://openalex.org/W3185136323","https://openalex.org/W3216623900","https://openalex.org/W4225335175","https://openalex.org/W4312576296","https://openalex.org/W4353031993","https://openalex.org/W4378805949","https://openalex.org/W4381299547","https://openalex.org/W4387146044","https://openalex.org/W4392680688","https://openalex.org/W4399198956","https://openalex.org/W4402195488"],"related_works":[],"abstract_inverted_index":{"Standard":[0],"cells":[1],"are":[2,41],"the":[3,18,42,51],"core":[4],"of":[5,93],"digital":[6],"Very":[7],"Large":[8],"Scale":[9],"Integration":[10],"designs.":[11],"As":[12],"technology":[13],"scales":[14],"beyond":[15],"7nm":[16],"nodes,":[17],"increased":[19],"layout":[20],"design":[21],"complexity":[22],"and":[23,38,75,102],"resource":[24],"limitation":[25],"have":[26],"driven":[27],"research":[28],"into":[29],"automating":[30],"cell":[31,68,88],"generation.":[32],"Among":[33],"these":[34],"efforts,":[35],"sequential":[36],"place":[37],"route":[39],"approaches":[40],"most":[43,52],"prominent.":[44],"However,":[45],"computing":[46],"a":[47,78],"routable":[48],"placement":[49],"remains":[50],"time-consuming":[53],"step.":[54],"To":[55],"address":[56],"this":[57,59],"challenge,":[58],"paper":[60],"proposes":[61],"an":[62],"image-based":[63],"routability":[64],"predictor":[65],"for":[66,100,109],"standard":[67,87],"placement.":[69],"The":[70],"CNN":[71],"model":[72],"was":[73],"trained":[74],"evaluated":[76],"on":[77],"dataset":[79],"comprising":[80],"16,235":[81],"transistor":[82],"placements":[83],"drawn":[84],"from":[85],"690":[86],"designs,":[89],"achieving":[90],"prediction":[91],"accuracies":[92],"$\\mathbf{9":[94,103],"6":[95],".":[96,105],"3":[97,104],"2":[98],"\\%}$":[99,108],"single-height":[101],"5":[106],"1":[107],"double-height":[110],"configurations.":[111]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-31T00:00:00"}