{"id":"https://openalex.org/W4415744155","doi":"https://doi.org/10.1109/sbcci66862.2025.11218660","title":"HARA: Hardware-Aware Resource Allocation for FPGA-Based Neural Network Acceleration","display_name":"HARA: Hardware-Aware Resource Allocation for FPGA-Based Neural Network Acceleration","publication_year":2025,"publication_date":"2025-08-25","ids":{"openalex":"https://openalex.org/W4415744155","doi":"https://doi.org/10.1109/sbcci66862.2025.11218660"},"language":null,"primary_location":{"id":"doi:10.1109/sbcci66862.2025.11218660","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci66862.2025.11218660","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 38th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081881281","display_name":"Arthur F. Ely","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Arthur F. Ely","raw_affiliation_strings":["Federal University of Rio Grande do Sul (UFRGS) – Institute of Informatics – PGCC – PGMICRO,Porto Alegre,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul (UFRGS) – Institute of Informatics – PGCC – PGMICRO,Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108184207","display_name":"Ian Kersz","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ian Kersz","raw_affiliation_strings":["Federal University of Rio Grande do Sul (UFRGS) – Institute of Informatics – PGCC – PGMICRO,Porto Alegre,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul (UFRGS) – Institute of Informatics – PGCC – PGMICRO,Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006099481","display_name":"Michael Guilherme Jordan","orcid":"https://orcid.org/0000-0002-5776-2626"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Michael G. Jordan","raw_affiliation_strings":["Federal University of Rio Grande do Sul (UFRGS) – Institute of Informatics – PGCC – PGMICRO,Porto Alegre,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul (UFRGS) – Institute of Informatics – PGCC – PGMICRO,Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046167370","display_name":"Jos\u00e9 Rodrigo Azambuja","orcid":"https://orcid.org/0000-0002-2627-5075"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jose Rodrigo Azambuja","raw_affiliation_strings":["Federal University of Rio Grande do Sul (UFRGS) – Institute of Informatics – PGCC – PGMICRO,Porto Alegre,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul (UFRGS) – Institute of Informatics – PGCC – PGMICRO,Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078952423","display_name":"Antonio Carlos Schneider Beck","orcid":"https://orcid.org/0000-0002-4492-1747"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Antonio Carlos S. Beck","raw_affiliation_strings":["Federal University of Rio Grande do Sul (UFRGS) – Institute of Informatics – PGCC – PGMICRO,Porto Alegre,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul (UFRGS) – Institute of Informatics – PGCC – PGMICRO,Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024813896","display_name":"Fernanda Lima Kastensmidt","orcid":"https://orcid.org/0000-0001-5767-8582"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernanda Lima Kastensmidt","raw_affiliation_strings":["Federal University of Rio Grande do Sul (UFRGS) – Institute of Informatics – PGCC – PGMICRO,Porto Alegre,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul (UFRGS) – Institute of Informatics – PGCC – PGMICRO,Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.31875994,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.4077000021934509,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.4077000021934509,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.26809999346733093,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14347","display_name":"Big Data and Digital Economy","score":0.04659999907016754,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.7961000204086304},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6442000269889832},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5590000152587891},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5407999753952026},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.5253999829292297},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5041999816894531},{"id":"https://openalex.org/keywords/resource-allocation","display_name":"Resource allocation","score":0.4957999885082245},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.42289999127388}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8039000034332275},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.7961000204086304},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6442000269889832},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5590000152587891},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5407999753952026},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.5253999829292297},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5041999816894531},{"id":"https://openalex.org/C29202148","wikidata":"https://www.wikidata.org/wiki/Q287260","display_name":"Resource allocation","level":2,"score":0.4957999885082245},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.42289999127388},{"id":"https://openalex.org/C138236772","wikidata":"https://www.wikidata.org/wiki/Q25098575","display_name":"Edge device","level":3,"score":0.4002000093460083},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3903000056743622},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.38960000872612},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3797000050544739},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.36480000615119934},{"id":"https://openalex.org/C2777958785","wikidata":"https://www.wikidata.org/wiki/Q17120940","display_name":"Resource efficiency","level":2,"score":0.3458999991416931},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.3393000066280365},{"id":"https://openalex.org/C2776545253","wikidata":"https://www.wikidata.org/wiki/Q5464292","display_name":"Folding (DSP implementation)","level":2,"score":0.3303999900817871},{"id":"https://openalex.org/C2780609101","wikidata":"https://www.wikidata.org/wiki/Q17156588","display_name":"Resource management (computing)","level":2,"score":0.32510000467300415},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3246000111103058},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3000999987125397},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.27619999647140503},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.26499998569488525},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2587999999523163},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.25270000100135803}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci66862.2025.11218660","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci66862.2025.11218660","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 38th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2211843587","https://openalex.org/W2516918313","https://openalex.org/W2565125333","https://openalex.org/W4281707861","https://openalex.org/W4386474849","https://openalex.org/W4403279181","https://openalex.org/W4409660054"],"related_works":[],"abstract_inverted_index":{"Edge":[0],"and":[1,26,39,83,114],"IoT":[2],"platforms":[3,29],"increasingly":[4],"adopt":[5],"FPGA-based":[6],"neural":[7],"network":[8],"accelerators":[9,21,128],"to":[10,33,36,88,105,116],"meet":[11],"growing":[12],"demands":[13],"for":[14,70],"low-latency,":[15],"energy-efficient":[16],"processing.":[17],"However,":[18],"integrating":[19],"these":[20],"within":[22,47],"resource-constrained":[23],"System-on-Chip":[24],"(SoC)":[25],"System-on-Module":[27],"(SoM)":[28],"remains":[30],"challenging":[31],"due":[32],"the":[34],"need":[35],"balance":[37],"throughput":[38,90,109],"hardware":[40],"resource":[41,93],"usage.":[42],"Accelerator":[43],"designs":[44],"must":[45],"fit":[46],"strict":[48],"area":[49,77,112],"budgets":[50],"while":[51,124],"maintaining":[52],"high":[53],"performance,":[54],"a":[55,67],"trade-off":[56],"that":[57,98],"often":[58],"requires":[59],"manual":[60],"design":[61],"effort.":[62],"This":[63],"paper":[64],"presents":[65],"HARA,":[66],"resource-centric":[68],"framework":[69],"optimizing":[71],"layer":[72],"parallelism":[73],"under":[74,110],"predefined":[75],"FPGA":[76],"limits.":[78],"HARA":[79,99],"identifies":[80],"latency-critical":[81],"layers":[82],"incrementally":[84],"adjusts":[85],"folding":[86],"parameters":[87],"maximize":[89],"without":[91,129],"exceeding":[92],"budgets.":[94],"Experimental":[95],"results":[96],"show":[97],"outperforms":[100],"non-resource-centric":[101],"baselines,":[102],"achieving":[103],"up":[104,115],"$9":[106],"\\times$":[107],"higher":[108],"tight":[111],"constraints":[113],"$15":[117],"\\%$":[118],"LUT":[119],"savings":[120],"in":[121],"unconstrained":[122],"scenarios,":[123],"consistently":[125],"generating":[126],"synthesizable":[127],"sacrificing":[130],"performance.":[131]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-31T00:00:00"}