{"id":"https://openalex.org/W4415744293","doi":"https://doi.org/10.1109/sbcci66862.2025.11218655","title":"Platform-Independent Hardware Design for Low-Power Neural Video Hyperprior Decoding","display_name":"Platform-Independent Hardware Design for Low-Power Neural Video Hyperprior Decoding","publication_year":2025,"publication_date":"2025-08-25","ids":{"openalex":"https://openalex.org/W4415744293","doi":"https://doi.org/10.1109/sbcci66862.2025.11218655"},"language":null,"primary_location":{"id":"doi:10.1109/sbcci66862.2025.11218655","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci66862.2025.11218655","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 38th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033532286","display_name":"Ruhan Concei\u00e7\u00e3o","orcid":"https://orcid.org/0000-0002-3975-2838"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ruhan Concei\u00e7\u00e3o","raw_affiliation_strings":["Federal University of Pelotas,Graduate Program in Computing"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas,Graduate Program in Computing","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067507416","display_name":"Denis Maass","orcid":"https://orcid.org/0009-0001-5006-426X"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Denis Maass","raw_affiliation_strings":["Federal University of Pelotas,Graduate Program in Computing"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas,Graduate Program in Computing","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5117244789","display_name":"Vanessa Aldrighi","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vanessa Aldrighi","raw_affiliation_strings":["Federal University of Pelotas,Graduate Program in Computing"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas,Graduate Program in Computing","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071531458","display_name":"Wen-Hsiao Peng","orcid":"https://orcid.org/0000-0002-4421-8031"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wen-Hsiao Peng","raw_affiliation_strings":["National Yang Ming Chiao Tung University,Departament of Computer Science"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University,Departament of Computer Science","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109375106","display_name":"Marcelo Porto","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marcelo Porto","raw_affiliation_strings":["Federal University of Pelotas,Graduate Program in Computing"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas,Graduate Program in Computing","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070735330","display_name":"Luciano Agostini","orcid":"https://orcid.org/0000-0002-3421-5830"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luciano Agostini","raw_affiliation_strings":["Federal University of Pelotas,Graduate Program in Computing"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas,Graduate Program in Computing","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.40119999647140503,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.40119999647140503,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.16820000112056732,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.08969999849796295,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.7585999965667725},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.6136999726295471},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.4880000054836273},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.4738999903202057},{"id":"https://openalex.org/keywords/video-decoder","display_name":"Video decoder","score":0.46950000524520874},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.41600000858306885},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.36480000615119934},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3490999937057495}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7671999931335449},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.7585999965667725},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.6148999929428101},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.6136999726295471},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4880000054836273},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.4738999903202057},{"id":"https://openalex.org/C2776580754","wikidata":"https://www.wikidata.org/wiki/Q25098614","display_name":"Video decoder","level":3,"score":0.46950000524520874},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.41600000858306885},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.36480000615119934},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3490999937057495},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.3319000005722046},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31940001249313354},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.31040000915527344},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.3093999922275543},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.30230000615119934},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.28610000014305115},{"id":"https://openalex.org/C161765866","wikidata":"https://www.wikidata.org/wiki/Q184748","display_name":"Codec","level":2,"score":0.2808000147342682},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2808000147342682},{"id":"https://openalex.org/C40743351","wikidata":"https://www.wikidata.org/wiki/Q7002049","display_name":"Neural decoding","level":3,"score":0.2799000144004822},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.2750000059604645},{"id":"https://openalex.org/C2778192920","wikidata":"https://www.wikidata.org/wiki/Q16874989","display_name":"Signal compression","level":4,"score":0.27160000801086426},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2694000005722046},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.25440001487731934}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci66862.2025.11218655","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci66862.2025.11218655","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 38th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2045960232","https://openalex.org/W2055600495","https://openalex.org/W2092796183","https://openalex.org/W2769654144","https://openalex.org/W3031546776","https://openalex.org/W3035195755","https://openalex.org/W3117589249","https://openalex.org/W4285483958","https://openalex.org/W4312036024","https://openalex.org/W4312653295","https://openalex.org/W4312774595","https://openalex.org/W4386065808","https://openalex.org/W4400578896","https://openalex.org/W4403279020"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,65,79],"platform-independent":[4,44],"8-bit":[5,111],"integer":[6],"hardware":[7,71,136],"design":[8,137],"for":[9,27,138],"the":[10,15,25,39,56,110,126,133],"hyperprior":[11,41],"decoding":[12,45],"path":[13],"of":[14,89,128],"Scale-Space":[16],"Flow":[17],"(SSF)":[18],"neural":[19,139],"video":[20,141],"compression":[21],"framework.":[22],"Motivated":[23],"by":[24],"need":[26],"cross-platform":[28,60],"consistency":[29],"and":[30,76,86,91,121],"low-power":[31],"execution,":[32],"we":[33],"apply":[34],"static":[35],"post-training":[36],"quantization":[37,58],"to":[38,96,116],"SSF":[40],"decoder,":[42],"enabling":[43],"with":[46,63],"significant":[47],"reductions":[48,88],"in":[49,68,74,78,107],"computational":[50],"complexity.":[51],"Software":[52],"experiments":[53],"demonstrate":[54],"that":[55],"proposed":[57],"eliminates":[59],"floating-point":[61,99],"discrepancies,":[62],"only":[64],"16.6%":[66],"increase":[67],"BD-rate.":[69],"The":[70],"architecture,":[72],"described":[73],"VHDL":[75],"synthesized":[77],"TSMC":[80],"40nm":[81],"CMOS":[82],"technology,":[83],"achieves":[84],"area":[85],"power":[87],"95.23%":[90],"96.43%,":[92],"respectively,":[93],"when":[94],"compared":[95],"its":[97],"32-bit":[98],"counterpart.":[100],"Although":[101],"internal":[102],"memory":[103,119],"was":[104],"not":[105],"developed":[106],"this":[108,131],"work,":[109],"word":[112],"size":[113],"is":[114,132],"expected":[115],"further":[117],"enhance":[118],"efficiency":[120],"reduce":[122],"communication":[123],"overhead.":[124],"To":[125],"best":[127],"our":[129],"knowledge,":[130],"first":[134],"dedicated":[135],"network-based":[140],"codecs.":[142]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-31T00:00:00"}