{"id":"https://openalex.org/W4403278970","doi":"https://doi.org/10.1109/sbcci62366.2024.10704004","title":"Drift of Combinational Circuits Failure Rates with a Probabilistic Model Approximated by Partitioning","display_name":"Drift of Combinational Circuits Failure Rates with a Probabilistic Model Approximated by Partitioning","publication_year":2024,"publication_date":"2024-09-02","ids":{"openalex":"https://openalex.org/W4403278970","doi":"https://doi.org/10.1109/sbcci62366.2024.10704004"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci62366.2024.10704004","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci62366.2024.10704004","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 37th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5092245943","display_name":"Esther Goudet","orcid":"https://orcid.org/0009-0008-8591-9783"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I4210145102","display_name":"Institut Polytechnique de Paris","ror":"https://ror.org/042tfbd02","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210145102"]},{"id":"https://openalex.org/I4210165912","display_name":"Laboratoire Traitement et Communication de l\u2019Information","ror":"https://ror.org/057er4c39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Esther Goudet","raw_affiliation_strings":["IPParis Crolles &amp; Palaiseau,STMicroelectronics Crolles, LTCI, T&#x00E9;l&#x00E9;com Paris,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IPParis Crolles &amp; Palaiseau,STMicroelectronics Crolles, LTCI, T&#x00E9;l&#x00E9;com Paris,France","institution_ids":["https://openalex.org/I4210104693","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113426456","display_name":"Luis Trevino","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I4210145102","display_name":"Institut Polytechnique de Paris","ror":"https://ror.org/042tfbd02","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210145102"]},{"id":"https://openalex.org/I4210165912","display_name":"Laboratoire Traitement et Communication de l\u2019Information","ror":"https://ror.org/057er4c39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Luis H. Pe\u00f1a Trevi\u00f1o","raw_affiliation_strings":["IPParis Crolles &amp; Palaiseau,STMicroelectronics Crolles, LTCI, T&#x00E9;l&#x00E9;com Paris,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IPParis Crolles &amp; Palaiseau,STMicroelectronics Crolles, LTCI, T&#x00E9;l&#x00E9;com Paris,France","institution_ids":["https://openalex.org/I4210104693","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Gutemberg Goncalves Dos Santos","orcid":null},"institutions":[{"id":"https://openalex.org/I41455075","display_name":"Universidade Federal de Campina Grande","ror":"https://ror.org/00eftnx64","country_code":"BR","type":"education","lineage":["https://openalex.org/I41455075"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Gutemberg Goncalves Dos Santos","raw_affiliation_strings":["Federal Univ. of Campina Grande Campina Grande,VIRTUS RDI Center,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal Univ. of Campina Grande Campina Grande,VIRTUS RDI Center,Brazil","institution_ids":["https://openalex.org/I41455075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108184284","display_name":"Sayah El Hajji","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210109443","display_name":"Institut de Physique de Rennes","ror":"https://ror.org/022b0h879","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210098836","https://openalex.org/I4210109443","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Sayah El Hajji","raw_affiliation_strings":["Univ. de Rennes, CNRS, IPR Crolles &amp; Rennes,STMicroelectronics Crolles,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. de Rennes, CNRS, IPR Crolles &amp; Rennes,STMicroelectronics Crolles,France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210109443","https://openalex.org/I56067802"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104315121","display_name":"Fabio Sureau","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Fabio Sureau","raw_affiliation_strings":["STMicroelectronics Crolles,Crolles,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics Crolles,Crolles,France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018022196","display_name":"L\u00edrida Naviner","orcid":"https://orcid.org/0000-0002-6320-4153"},"institutions":[{"id":"https://openalex.org/I4210145102","display_name":"Institut Polytechnique de Paris","ror":"https://ror.org/042tfbd02","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210145102"]},{"id":"https://openalex.org/I4210165912","display_name":"Laboratoire Traitement et Communication de l\u2019Information","ror":"https://ror.org/057er4c39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lirida Naviner","raw_affiliation_strings":["IPParis Palaiseau,LTCI, T&#x00E9;l&#x00E9;com Paris,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IPParis Palaiseau,LTCI, T&#x00E9;l&#x00E9;com Paris,France","institution_ids":["https://openalex.org/I4210145102","https://openalex.org/I4210165912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113426457","display_name":"Jean-Marc Daveau","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Marc Daveau","raw_affiliation_strings":["STMicroelectronics Crolles,Crolles,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics Crolles,Crolles,France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111893673","display_name":"Philippe Roch\u00e9","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Philippe Roche","raw_affiliation_strings":["STMicroelectronics Crolles,Crolles,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics Crolles,Crolles,France","institution_ids":["https://openalex.org/I4210104693"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18116613,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9812999963760376,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7557269334793091},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.7023801803588867},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.559828519821167},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4601706862449646},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.42603054642677307},{"id":"https://openalex.org/keywords/statistical-model","display_name":"Statistical model","score":0.4232419729232788},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3709588050842285},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34094300866127014},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.30940181016921997},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15758955478668213},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1412563920021057},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1372179388999939}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7557269334793091},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.7023801803588867},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.559828519821167},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4601706862449646},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.42603054642677307},{"id":"https://openalex.org/C114289077","wikidata":"https://www.wikidata.org/wiki/Q3284399","display_name":"Statistical model","level":2,"score":0.4232419729232788},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3709588050842285},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34094300866127014},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.30940181016921997},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15758955478668213},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1412563920021057},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1372179388999939}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci62366.2024.10704004","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci62366.2024.10704004","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 37th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2011254247","https://openalex.org/W2105376593","https://openalex.org/W2132277231","https://openalex.org/W2132507670","https://openalex.org/W2144038574","https://openalex.org/W2954427512","https://openalex.org/W3005070048","https://openalex.org/W4225328316","https://openalex.org/W4291028494","https://openalex.org/W4381746649","https://openalex.org/W6692620579","https://openalex.org/W6861881220"],"related_works":["https://openalex.org/W3167886223","https://openalex.org/W2002739602","https://openalex.org/W1968042686","https://openalex.org/W2897881820","https://openalex.org/W2345647014","https://openalex.org/W2201192772","https://openalex.org/W3136891595","https://openalex.org/W2074526596","https://openalex.org/W1964819397","https://openalex.org/W4242010157"],"abstract_inverted_index":{"This":[0],"paper":[1],"addresses":[2],"applications":[3],"subject":[4],"to":[5,53,83,102],"stringent":[6],"safety":[7],"constraints.":[8],"The":[9,24,31,88],"study":[10],"focuses":[11],"on":[12],"comparing":[13],"two":[14],"analytical":[15,70],"models":[16],"for":[17],"assessing":[18],"fault":[19],"propagation":[20],"in":[21],"combinational":[22],"circuits.":[23],"first":[25,35,50],"model":[26,59,78,99],"is":[27,60,79],"exhaustive":[28],"and":[29,72],"exact.":[30],"second":[32,58,98],"approximates":[33],"the":[34,49,54,57,64,76,84,94,97,103],"one":[36],"as":[37],"it":[38],"partitions":[39],"netlists":[40],"into":[41],"sub":[42],"circuits,":[43],"that":[44,75,93],"are":[45],"separately":[46],"analyzed":[47],"with":[48],"model.":[51,66],"Thanks":[52],"clustering":[55],"approach,":[56],"more":[61],"scalable":[62],"than":[63],"reference":[65,85,104],"We":[67],"demonstrate":[68],"through":[69],"arguments":[71],"experimental":[73,89],"results":[74,95],"approximating":[77],"not":[80],"optimistic":[81],"compared":[82],"probability":[86],"values.":[87],"comparisons":[90],"also":[91],"show":[92],"of":[96],"remain":[100],"close":[101],"ones.":[105]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}
