{"id":"https://openalex.org/W4403277165","doi":"https://doi.org/10.1109/sbcci62366.2024.10703995","title":"Exploring Approximate Adders for an Energy-Efficient Pre-Processing Pan-Tompkins Algorithm VLSI Design","display_name":"Exploring Approximate Adders for an Energy-Efficient Pre-Processing Pan-Tompkins Algorithm VLSI Design","publication_year":2024,"publication_date":"2024-09-02","ids":{"openalex":"https://openalex.org/W4403277165","doi":"https://doi.org/10.1109/sbcci62366.2024.10703995"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci62366.2024.10703995","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci62366.2024.10703995","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 37th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076282579","display_name":"Leo Gilson Ribeiro","orcid":"https://orcid.org/0000-0002-9763-5883"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"L\u00e9o Ribeiro","raw_affiliation_strings":["Federal University of Pelotas (UFPel),Graduate Program on Computing,Pelotas,Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas (UFPel),Graduate Program on Computing,Pelotas,Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041755258","display_name":"Morgana Macedo Azevedo da Rosa","orcid":"https://orcid.org/0000-0001-9582-9011"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Morgana M. A. Rosa","raw_affiliation_strings":["Federal University of Pelotas (UFPel),Graduate Program on Computing,Pelotas,Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas (UFPel),Graduate Program on Computing,Pelotas,Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030974893","display_name":"Rafael Soares","orcid":"https://orcid.org/0000-0001-9493-7272"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Rafael Soares","raw_affiliation_strings":["Federal University of Pelotas (UFPel),Graduate Program on Computing,Pelotas,Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas (UFPel),Graduate Program on Computing,Pelotas,Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074598853","display_name":"Eduardo Costa","orcid":"https://orcid.org/0009-0009-2731-8864"},"institutions":[{"id":"https://openalex.org/I110676245","display_name":"Universidade Cat\u00f3lica de Pelotas","ror":"https://ror.org/0376myh60","country_code":"BR","type":"education","lineage":["https://openalex.org/I110676245"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Eduardo Costa","raw_affiliation_strings":["Catholic University of Pelotas (UCPel),Graduate Program on Electronic Engineering and Computing,Pelotas,Brazil"],"affiliations":[{"raw_affiliation_string":"Catholic University of Pelotas (UCPel),Graduate Program on Electronic Engineering and Computing,Pelotas,Brazil","institution_ids":["https://openalex.org/I110676245"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5076282579"],"corresponding_institution_ids":["https://openalex.org/I169248161"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15479105,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9855999946594238,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9847000241279602,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8146979808807373},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8061914443969727},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6664994955062866},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5105725526809692},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4621591866016388},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.433754026889801},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3519531190395355},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3374250531196594},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19314932823181152},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13274019956588745},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09870824217796326},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.05606773495674133}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8146979808807373},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8061914443969727},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6664994955062866},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5105725526809692},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4621591866016388},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.433754026889801},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3519531190395355},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3374250531196594},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19314932823181152},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13274019956588745},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09870824217796326},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.05606773495674133}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci62366.2024.10703995","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci62366.2024.10703995","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 37th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1491529632","https://openalex.org/W2005865544","https://openalex.org/W2036385657","https://openalex.org/W2051963223","https://openalex.org/W2126044301","https://openalex.org/W2135089667","https://openalex.org/W2162273778","https://openalex.org/W2612139336","https://openalex.org/W2912921810","https://openalex.org/W2924062965","https://openalex.org/W3005055041","https://openalex.org/W3009588401","https://openalex.org/W3034088313","https://openalex.org/W3036152154","https://openalex.org/W3109528037","https://openalex.org/W3117754280","https://openalex.org/W3133087211","https://openalex.org/W3166046556","https://openalex.org/W3181534568","https://openalex.org/W3196589408","https://openalex.org/W3206051240","https://openalex.org/W4200401622","https://openalex.org/W4288391459","https://openalex.org/W4313250823","https://openalex.org/W4319068909","https://openalex.org/W4320406025","https://openalex.org/W4320712860","https://openalex.org/W4390693364","https://openalex.org/W4390905474","https://openalex.org/W4391791503","https://openalex.org/W4392246810"],"related_works":["https://openalex.org/W2015155483","https://openalex.org/W2013839957","https://openalex.org/W3196607417","https://openalex.org/W2134640991","https://openalex.org/W3027318491","https://openalex.org/W101478184","https://openalex.org/W4236317272","https://openalex.org/W4252515496","https://openalex.org/W2121535159","https://openalex.org/W2101467546"],"abstract_inverted_index":{"This":[0],"work":[1],"explores":[2],"a":[3,31,79],"set":[4],"of":[5,115],"approximate":[6,23],"adders":[7],"(COPY":[8],"adder,":[9],"error-tolerant":[10],"adder":[11,16,26],"-":[12,17,20,27],"ETA,":[13],"lower-part":[14],"OR":[15],"LOA,":[18],"truncation":[19],"Trunc,":[21],"and":[22,47,64,71,85,122],"parallel":[24],"prefix":[25],"AxPPA)":[28],"to":[29,43],"enhance":[30],"VLSI":[32],"design":[33,60,108],"for":[34,109,118],"ECG":[35,110],"signal":[36],"preprocessing":[37],"based":[38],"on":[39],"Pan-Tompkins":[40],"algorithm":[41],"(AxPTA)":[42],"improve":[44],"energy":[45,69,103],"efficiency":[46,104],"QRS":[48],"complex":[49],"detection.":[50],"Validation":[51],"with":[52,67,76,89],"the":[53,58,99,106,113],"MIT-BIH":[54],"database":[55],"confirms":[56],"that":[57,98],"AxPTA":[59,75,107],"maintains":[61],"excellent":[62],"sensitivity":[63],"positive":[65],"predictivity":[66],"reduced":[68],"consumption":[70],"circuit":[72,83],"area.":[73],"The":[74],"AxPPA":[77,100],"achieves":[78],"10.22%":[80],"reduction":[81],"in":[82,105],"size":[84],"saves":[86],"85.06%":[87],"energy,":[88],"an":[90],"acceptable":[91],"1.32%":[92],"precision":[93],"deviation.":[94],"These":[95],"results":[96],"suggest":[97],"significantly":[101],"boosts":[102],"analysis,":[111],"supporting":[112],"development":[114],"portable":[116],"devices":[117],"continuous":[119],"heart":[120],"monitoring":[121],"cardiovascular":[123],"disease":[124],"prevention.":[125]},"counts_by_year":[],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}