{"id":"https://openalex.org/W4387123593","doi":"https://doi.org/10.1109/sbcci60457.2023.10261973","title":"ATMR design by construction based on two-level ALS","display_name":"ATMR design by construction based on two-level ALS","publication_year":2023,"publication_date":"2023-08-28","ids":{"openalex":"https://openalex.org/W4387123593","doi":"https://doi.org/10.1109/sbcci60457.2023.10261973"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci60457.2023.10261973","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci60457.2023.10261973","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 36th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011952896","display_name":"Gabriel Ammes","orcid":"https://orcid.org/0000-0002-3929-4427"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gabriel Ammes","raw_affiliation_strings":["PPGC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PPGC","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086009428","display_name":"Guilherme B. Manske","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Guilherme B. Manske","raw_affiliation_strings":["PGMICRO, Federal University of Rio Grande do Sul (UFRGS),Porto Alegre,Brazil","PGMICRO, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul (UFRGS),Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062131940","display_name":"Paulo F. Butzen","orcid":"https://orcid.org/0000-0003-1587-7596"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Paulo F. Butzen","raw_affiliation_strings":["PGMICRO, Federal University of Rio Grande do Sul (UFRGS),Porto Alegre,Brazil","PGMICRO, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul (UFRGS),Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andr\u00e9 I. Reis","raw_affiliation_strings":["PPGC","PGMICRO, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PPGC","institution_ids":[]},{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["PGMICRO, Federal University of Rio Grande do Sul (UFRGS),Porto Alegre,Brazil","PGMICRO, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul (UFRGS),Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.8483239412307739},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7768235206604004},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.686587393283844},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6173094511032104},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.591337263584137},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5311658978462219},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5060691237449646},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4846537709236145},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4311654567718506},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.40627342462539673},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3683604598045349},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3593410849571228},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.32602620124816895},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.31610405445098877},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.24704673886299133},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2294052243232727},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17115518450737}],"concepts":[{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.8483239412307739},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7768235206604004},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.686587393283844},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6173094511032104},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.591337263584137},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5311658978462219},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5060691237449646},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4846537709236145},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4311654567718506},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40627342462539673},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3683604598045349},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3593410849571228},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.32602620124816895},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.31610405445098877},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.24704673886299133},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2294052243232727},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17115518450737},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci60457.2023.10261973","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci60457.2023.10261973","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 36th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W882633741","https://openalex.org/W2099814721","https://openalex.org/W2105761964","https://openalex.org/W2244005500","https://openalex.org/W2265166184","https://openalex.org/W2798352778","https://openalex.org/W2900582742","https://openalex.org/W2908171364","https://openalex.org/W2943712073","https://openalex.org/W3046059425","https://openalex.org/W3071517735","https://openalex.org/W3182208082","https://openalex.org/W3215215428","https://openalex.org/W4255029913","https://openalex.org/W4282553490","https://openalex.org/W6676258682"],"related_works":["https://openalex.org/W2000379092","https://openalex.org/W2152497502","https://openalex.org/W2085138612","https://openalex.org/W2184926577","https://openalex.org/W2316937124","https://openalex.org/W3184123971","https://openalex.org/W2040421909","https://openalex.org/W2161516870","https://openalex.org/W2092627400","https://openalex.org/W3145319836"],"abstract_inverted_index":{"The":[0,17,60,125],"transistor":[1],"scaling":[2],"improved":[3],"the":[4,47,51,75,96,102,139,153],"integration":[5],"of":[6,32,53,77,157],"semiconductor":[7],"devices":[8],"but":[9],"also":[10],"made":[11,87],"them":[12],"more":[13,54,89],"susceptible":[14],"to":[15,69,93,101],"faults.":[16],"triple":[18],"modular":[19],"redundancy":[20],"(TMR)":[21],"is":[22,98],"a":[23,33,78,108,129,162],"well-known":[24],"logical":[25],"masking":[26],"technique":[27,127],"that":[28,95,119],"uses":[29],"three":[30],"copies":[31],"given":[34],"circuit":[35],"and":[36,135,159,168],"majority":[37],"voters,":[38],"which":[39],"guarantees":[40],"100%":[41],"in":[42,46,57,80,152],"single":[43],"fault":[44,81,136,163],"coverage":[45,137,164],"replicated":[48],"modules":[49],"at":[50,74],"cost":[52,76],"than":[55,90,166],"200%":[56],"area":[58,72,133,155],"overhead.":[59],"Approximate":[61],"TMR":[62,154],"(ATMR)":[63],"concept":[64],"exploits":[65],"non-exact":[66],"module":[67,92],"functionality":[68],"reduce":[70],"related":[71],"overhead":[73,134,156],"reduction":[79,151],"coverage.":[82],"An":[83],"approximation":[84],"cannot":[85],"be":[86],"over":[88],"one":[91],"guarantee":[94],"ATMR":[97,110,140],"logically":[99],"equivalent":[100],"original":[103],"circuit.":[104],"This":[105],"work":[106],"presents":[107],"novel":[109],"design":[111],"strategy":[112],"based":[113],"on":[114],"two-level":[115],"approximate":[116],"logic":[117],"synthesis":[118],"generates":[120],"an":[121,149],"effective":[122],"by-construction":[123],"ATMR.":[124],"proposed":[126],"provides":[128],"flexible":[130],"trade-off":[131],"between":[132],"during":[138],"building.":[141],"Experimental":[142],"results":[143],"with":[144],"combinational":[145],"circuits":[146],"have":[147],"shown":[148],"average":[150],"42%":[158],"113%":[160],"for":[161],"greater":[165],"99%":[167],"91%,":[169],"respectively.":[170]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":4}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}