{"id":"https://openalex.org/W4387123944","doi":"https://doi.org/10.1109/sbcci60457.2023.10261968","title":"A Non-Blocking Multistage Interconnection using Regular Clock Schemes for QCA Circuits","display_name":"A Non-Blocking Multistage Interconnection using Regular Clock Schemes for QCA Circuits","publication_year":2023,"publication_date":"2023-08-28","ids":{"openalex":"https://openalex.org/W4387123944","doi":"https://doi.org/10.1109/sbcci60457.2023.10261968"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci60457.2023.10261968","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci60457.2023.10261968","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 36th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5092958552","display_name":"Stefan T. Couperus Leal","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Stefan T. Couperus Leal","raw_affiliation_strings":["Universidade Federal de Vi&#x00E7;osa,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi&#x00E7;osa,Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078552438","display_name":"Michael Canesche","orcid":"https://orcid.org/0000-0001-7882-0787"},"institutions":[{"id":"https://openalex.org/I110200422","display_name":"Universidade Federal de Minas Gerais","ror":"https://ror.org/0176yjw32","country_code":"BR","type":"education","lineage":["https://openalex.org/I110200422"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Michael Canesche","raw_affiliation_strings":["Universidade Federal de Minas Gerais,Brazil","Universidade Federal de Minas Gerais, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Minas Gerais,Brazil","institution_ids":["https://openalex.org/I110200422"]},{"raw_affiliation_string":"Universidade Federal de Minas Gerais, Brazil","institution_ids":["https://openalex.org/I110200422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023995796","display_name":"Omar P. Vilela Neto","orcid":"https://orcid.org/0000-0003-1769-0629"},"institutions":[{"id":"https://openalex.org/I110200422","display_name":"Universidade Federal de Minas Gerais","ror":"https://ror.org/0176yjw32","country_code":"BR","type":"education","lineage":["https://openalex.org/I110200422"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Omar P. V. Neto","raw_affiliation_strings":["Universidade Federal de Minas Gerais,Brazil","Universidade Federal de Minas Gerais, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Minas Gerais,Brazil","institution_ids":["https://openalex.org/I110200422"]},{"raw_affiliation_string":"Universidade Federal de Minas Gerais, Brazil","institution_ids":["https://openalex.org/I110200422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016370549","display_name":"Ricardo Ferreira","orcid":"https://orcid.org/0000-0003-1802-7829"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ricardo S. Ferreira","raw_affiliation_strings":["Universidade Federal de Vi&#x00E7;osa,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi&#x00E7;osa,Brazil","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068177643","display_name":"Jos\u00e9 Augusto M. Nacif","orcid":"https://orcid.org/0000-0003-0703-5620"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jos\u00e9 A. M. Nacif","raw_affiliation_strings":["Universidade Federal de Vi&#x00E7;osa,Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi&#x00E7;osa,Brazil","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19256644,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/quantum-dot-cellular-automaton","display_name":"Quantum dot cellular automaton","score":0.8270376920700073},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6874439716339111},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5277320146560669},{"id":"https://openalex.org/keywords/cellular-automaton","display_name":"Cellular automaton","score":0.5139612555503845},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.495267778635025},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.45394590497016907},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4527686834335327},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4461817443370819},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4168986678123474},{"id":"https://openalex.org/keywords/blocking","display_name":"Blocking (statistics)","score":0.4147152900695801},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.32796692848205566},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32247745990753174},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2084433138370514},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20276689529418945},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1826368272304535},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1651362180709839},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13405567407608032},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11898496747016907}],"concepts":[{"id":"https://openalex.org/C116523029","wikidata":"https://www.wikidata.org/wiki/Q7269040","display_name":"Quantum dot cellular automaton","level":3,"score":0.8270376920700073},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6874439716339111},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5277320146560669},{"id":"https://openalex.org/C35527583","wikidata":"https://www.wikidata.org/wiki/Q189156","display_name":"Cellular automaton","level":2,"score":0.5139612555503845},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.495267778635025},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.45394590497016907},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4527686834335327},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4461817443370819},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4168986678123474},{"id":"https://openalex.org/C144745244","wikidata":"https://www.wikidata.org/wiki/Q4927286","display_name":"Blocking (statistics)","level":2,"score":0.4147152900695801},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.32796692848205566},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32247745990753174},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2084433138370514},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20276689529418945},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1826368272304535},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1651362180709839},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13405567407608032},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11898496747016907},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci60457.2023.10261968","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci60457.2023.10261968","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 36th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1528540515","https://openalex.org/W1598565788","https://openalex.org/W1842847600","https://openalex.org/W1986881964","https://openalex.org/W2022891092","https://openalex.org/W2027703730","https://openalex.org/W2031569058","https://openalex.org/W2036332903","https://openalex.org/W2060918570","https://openalex.org/W2110711063","https://openalex.org/W2141039988","https://openalex.org/W2150311604","https://openalex.org/W2150530133","https://openalex.org/W2289736896","https://openalex.org/W2507606486","https://openalex.org/W2606993868","https://openalex.org/W2760634688","https://openalex.org/W2883970011","https://openalex.org/W2895405365","https://openalex.org/W2896336169","https://openalex.org/W2910579672","https://openalex.org/W2977688939","https://openalex.org/W2980034311","https://openalex.org/W3003439629","https://openalex.org/W3164929969","https://openalex.org/W3174195390","https://openalex.org/W4248414814"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W2107154702","https://openalex.org/W2069385581","https://openalex.org/W4366151891","https://openalex.org/W1760221819","https://openalex.org/W4246237384","https://openalex.org/W2336957217","https://openalex.org/W2153670273","https://openalex.org/W2776730552","https://openalex.org/W265823734"],"abstract_inverted_index":{"Quantum-dot":[0],"Cellular":[1],"Automata":[2],"(QCA)":[3],"is":[4],"a":[5,44,71,114,153],"computing":[6],"paradigm":[7],"that":[8,79,144],"uses":[9],"Coulomb":[10],"interactions":[11],"to":[12,42,48,64],"transfer":[13],"information":[14],"and":[15,69,141],"execute":[16],"logic":[17],"without":[18],"needing":[19],"electric":[20],"current":[21,148],"flow.":[22],"In":[23],"QCA,":[24],"wire":[25,132],"crossings":[26],"can":[27,38,80],"be":[28],"coplanar":[29],"or":[30,50],"multilayer.":[31],"However,":[32],"sudden":[33],"changes":[34,66],"in":[35,117,134],"polarization":[36],"levels":[37],"cause":[39],"the":[40,82,86,90,94,98,118,129,147],"system":[41],"enter":[43],"metastable":[45],"state,":[46],"leading":[47],"delays":[49],"incorrect":[51],"processing.":[52],"The":[53],"tunneling":[54],"mechanism":[55],"of":[56,131],"QCA":[57,125,136],"basic":[58],"units":[59],"requires":[60],"external":[61],"clock":[62,101],"signals":[63],"ensure":[65],"occur":[67],"adiabatically":[68],"at":[70],"desirable":[72],"moment.":[73],"This":[74],"paper":[75],"presents":[76],"multistage":[77,119,124],"interconnections":[78],"minimize":[81],"overall":[83],"area,":[84],"encompassing":[85],"resources":[87],"required":[88],"for":[89],"wiring":[91],"crossings.":[92],"Furthermore,":[93],"proposed":[95],"interconnection":[96],"utilizes":[97],"regular":[99],"USE":[100],"scheme.":[102],"Our":[103],"design":[104],"offers":[105],"significant":[106],"improvements":[107],"over":[108],"previous":[109],"work.":[110],"First,":[111],"we":[112],"achieve":[113],"7.2\u00d7":[115],"reduction":[116],"switch":[120],"area.":[121],"Additionally,":[122],"our":[123],"methodology":[126],"could":[127],"address":[128],"issue":[130],"crossing":[133],"multilevel":[135],"circuit":[137],"design,":[138],"yielding":[139],"placement":[140],"routing":[142],"solutions":[143],"closely":[145],"approach":[146],"state-of-the-art,":[149],"even":[150],"when":[151],"employing":[152],"simple":[154],"greedy":[155],"approach.":[156]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}
