{"id":"https://openalex.org/W4297984620","doi":"https://doi.org/10.1109/sbcci55532.2022.9893256","title":"Transistor Reordering for Electrical Improvement in CMOS Complex Gates","display_name":"Transistor Reordering for Electrical Improvement in CMOS Complex Gates","publication_year":2022,"publication_date":"2022-08-22","ids":{"openalex":"https://openalex.org/W4297984620","doi":"https://doi.org/10.1109/sbcci55532.2022.9893256"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci55532.2022.9893256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci55532.2022.9893256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071640701","display_name":"Marcello M. Mu\u00f1oz","orcid":"https://orcid.org/0000-0003-0627-526X"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marcello M. Munoz","raw_affiliation_strings":["Federal University of Pelotas-UFPel,Graduate Program in Computing-PPGC,Pelotas,Brazil","Graduate Program in Computing-PPGC, Federal University of Pelotas-UFPel, Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas-UFPel,Graduate Program in Computing-PPGC,Pelotas,Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Graduate Program in Computing-PPGC, Federal University of Pelotas-UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050032751","display_name":"Henrique Kessler","orcid":"https://orcid.org/0000-0002-1840-3794"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Henrique Kessler","raw_affiliation_strings":["Federal University of Pelotas-UFPel,Graduate Program in Computing-PPGC,Pelotas,Brazil","Graduate Program in Computing-PPGC, Federal University of Pelotas-UFPel, Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas-UFPel,Graduate Program in Computing-PPGC,Pelotas,Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Graduate Program in Computing-PPGC, Federal University of Pelotas-UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081630912","display_name":"Marcelo Porto","orcid":"https://orcid.org/0000-0003-3827-3023"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marcelo Porto","raw_affiliation_strings":["Federal University of Pelotas-UFPel,Graduate Program in Computing-PPGC,Pelotas,Brazil","Graduate Program in Computing-PPGC, Federal University of Pelotas-UFPel, Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas-UFPel,Graduate Program in Computing-PPGC,Pelotas,Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Graduate Program in Computing-PPGC, Federal University of Pelotas-UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010001207","display_name":"Vin\u00edcius Valduga de Almeida Camargo","orcid":"https://orcid.org/0000-0003-2006-3642"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vinicius V. Camargo","raw_affiliation_strings":["Federal University of Pelotas-UFPel,Graduate Program in Computing-PPGC,Pelotas,Brazil","Graduate Program in Computing-PPGC, Federal University of Pelotas-UFPel, Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas-UFPel,Graduate Program in Computing-PPGC,Pelotas,Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Graduate Program in Computing-PPGC, Federal University of Pelotas-UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I169248161"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.8277379274368286},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6368616223335266},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6219069361686707},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6039751768112183},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.5375798344612122},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5247897505760193},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5241387486457825},{"id":"https://openalex.org/keywords/transistor-model","display_name":"Transistor model","score":0.46980413794517517},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4190520942211151},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3948609232902527},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34974223375320435},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21185585856437683},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1255161464214325},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09133851528167725}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.8277379274368286},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6368616223335266},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6219069361686707},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6039751768112183},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.5375798344612122},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5247897505760193},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5241387486457825},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.46980413794517517},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4190520942211151},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3948609232902527},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34974223375320435},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21185585856437683},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1255161464214325},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09133851528167725},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci55532.2022.9893256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci55532.2022.9893256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8399999737739563,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"},{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"},{"id":"https://openalex.org/F4320322502","display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado do Rio Grande do Sul","ror":"https://ror.org/05k49za97"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1481714151","https://openalex.org/W1968577415","https://openalex.org/W2000038726","https://openalex.org/W2018989845","https://openalex.org/W2081332285","https://openalex.org/W2087118030","https://openalex.org/W2088115909","https://openalex.org/W2111803416","https://openalex.org/W2137321408","https://openalex.org/W2152063138","https://openalex.org/W2161347122","https://openalex.org/W2343902794","https://openalex.org/W2786248398","https://openalex.org/W2888740128","https://openalex.org/W2941700911","https://openalex.org/W3024909780","https://openalex.org/W3091734033","https://openalex.org/W3147209550","https://openalex.org/W3151881369","https://openalex.org/W4225349666","https://openalex.org/W4239041600"],"related_works":["https://openalex.org/W2290310756","https://openalex.org/W2063994266","https://openalex.org/W2774773774","https://openalex.org/W2164005033","https://openalex.org/W2167525841","https://openalex.org/W2018740733","https://openalex.org/W2580743037","https://openalex.org/W1900707063","https://openalex.org/W2170979950","https://openalex.org/W2526565644"],"abstract_inverted_index":{"As":[0],"the":[1,18,21,26,51,54,59,62,70,76,82,93,100,103,122,132],"automated":[2],"design":[3,19,126],"of":[4,23,36,53,61,121],"supergates":[5],"becomes":[6],"possible,":[7],"techniques":[8],"to":[9],"improve":[10],"their":[11],"electrical":[12,143],"characteristics":[13],"grow":[14],"in":[15,81,115,145],"relevance.":[16],"Among":[17,92],"choices,":[20],"order":[22],"transistors":[24,141],"affects":[25],"delay":[27,114,135],"and":[28,58,75,89,112,118],"power":[29,111],"dissipation.":[30],"This":[31,128],"paper":[32,129],"presents":[33,130],"an":[34,37],"adaptation":[35],"established":[38],"transistor":[39,55],"reordering":[40,140],"algorithm":[41,47,78,105],"targeting":[42],"electric":[43],"gains.":[44],"The":[45],"proposed":[46,77,104],"re-orders":[48],"using":[49,124],"both":[50],"probability":[52],"being":[56],"active":[57],"nature":[60],"transistor's":[63],"input.":[64],"Electrical":[65],"simulations":[66],"were":[67],"run":[68],"for":[69,142],"4":[71],"input":[72,134],"P-Class":[73],"functions,":[74],"obtains":[79],"gains":[80],"average":[83,87],"power,":[84,86],"static":[85],"delay,":[88],"critical":[90,113],"delay.":[91],"logic":[94,107],"gates":[95,108],"with":[96,109],"different":[97],"designs":[98],"from":[99],"baseline":[101],"algorithm,":[102],"produced":[106],"smaller":[110],"2146":[116],"(63.36%)":[117],"478":[119],"(69.38%)":[120],"functions":[123],"two":[125],"strategies.":[127],"that":[131],"transistors'":[133],"must":[136],"be":[137],"considered":[138],"when":[139],"improvement":[144],"supergates.":[146]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}