{"id":"https://openalex.org/W4297990460","doi":"https://doi.org/10.1109/sbcci55532.2022.9893238","title":"A custom interconnection multi-FPGA framework for distributed processing applications","display_name":"A custom interconnection multi-FPGA framework for distributed processing applications","publication_year":2022,"publication_date":"2022-08-22","ids":{"openalex":"https://openalex.org/W4297990460","doi":"https://doi.org/10.1109/sbcci55532.2022.9893238"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci55532.2022.9893238","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci55532.2022.9893238","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061035642","display_name":"Carlos Salazar-Garc\u00eda","orcid":"https://orcid.org/0000-0002-9453-8228"},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":true,"raw_author_name":"Carlos Salazar-Garcia","raw_affiliation_strings":["Costa Rica Institute of Technology,Mechatronics Engineering,Cartago,Costa Rica","Mechatronics Engineering, Costa Rica Institute of Technology, Cartago, Costa Rica"],"affiliations":[{"raw_affiliation_string":"Costa Rica Institute of Technology,Mechatronics Engineering,Cartago,Costa Rica","institution_ids":["https://openalex.org/I145372079"]},{"raw_affiliation_string":"Mechatronics Engineering, Costa Rica Institute of Technology, Cartago, Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008926764","display_name":"Alfonso Chac\u00f3n-Rodr\u00edguez","orcid":"https://orcid.org/0000-0002-9094-8983"},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Alfonso ChaconRodriguez","raw_affiliation_strings":["Costa Rica Institute of Technology,Electronics,Cartago,Costa Rica","Electronics, Costa Rica Institute of Technology, Cartago, Costa Rica"],"affiliations":[{"raw_affiliation_string":"Costa Rica Institute of Technology,Electronics,Cartago,Costa Rica","institution_ids":["https://openalex.org/I145372079"]},{"raw_affiliation_string":"Electronics, Costa Rica Institute of Technology, Cartago, Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016276572","display_name":"Renato R\u00edmolo-Donad\u00edo","orcid":"https://orcid.org/0000-0002-3087-9162"},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Renato Rimolo-Donadio","raw_affiliation_strings":["Costa Rica Institute of Technology,Electronics,Cartago,Costa Rica","Electronics, Costa Rica Institute of Technology, Cartago, Costa Rica"],"affiliations":[{"raw_affiliation_string":"Costa Rica Institute of Technology,Electronics,Cartago,Costa Rica","institution_ids":["https://openalex.org/I145372079"]},{"raw_affiliation_string":"Electronics, Costa Rica Institute of Technology, Cartago, Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085541149","display_name":"Ronny Garc\u00eda-Ram\u00edrez","orcid":"https://orcid.org/0000-0002-6225-2882"},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Ronny Garcia-Ramirez","raw_affiliation_strings":["Costa Rica Institute of Technology,Electronics,Cartago,Costa Rica","Electronics, Costa Rica Institute of Technology, Cartago, Costa Rica"],"affiliations":[{"raw_affiliation_string":"Costa Rica Institute of Technology,Electronics,Cartago,Costa Rica","institution_ids":["https://openalex.org/I145372079"]},{"raw_affiliation_string":"Electronics, Costa Rica Institute of Technology, Cartago, Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062183467","display_name":"David Solorzano-Pacheco","orcid":null},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"David Solorzano-Pacheco","raw_affiliation_strings":["Costa Rica Institute of Technology,Mechatronics Engineering,Cartago,Costa Rica","Mechatronics Engineering, Costa Rica Institute of Technology, Cartago, Costa Rica"],"affiliations":[{"raw_affiliation_string":"Costa Rica Institute of Technology,Mechatronics Engineering,Cartago,Costa Rica","institution_ids":["https://openalex.org/I145372079"]},{"raw_affiliation_string":"Mechatronics Engineering, Costa Rica Institute of Technology, Cartago, Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059893718","display_name":"Jeferson Gonz\u00e1lez-G\u00f3mez","orcid":"https://orcid.org/0000-0002-4200-2632"},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Jeferson Gonzalez-Gomez","raw_affiliation_strings":["Costa Rica Institute of Technology,Computer,Cartago,Costa Rica","Computer, Costa Rica Institute of Technology, Cartago, Costa Rica"],"affiliations":[{"raw_affiliation_string":"Costa Rica Institute of Technology,Computer,Cartago,Costa Rica","institution_ids":["https://openalex.org/I145372079"]},{"raw_affiliation_string":"Computer, Costa Rica Institute of Technology, Cartago, Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077785373","display_name":"Christos Strydis","orcid":"https://orcid.org/0000-0002-0935-9322"},"institutions":[{"id":"https://openalex.org/I2801952686","display_name":"Erasmus MC","ror":"https://ror.org/018906e22","country_code":"NL","type":"funder","lineage":["https://openalex.org/I2801952686"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Christos Strydis","raw_affiliation_strings":["Erasmus Medical Center,Dept. of Neuroscience,Rotterdam,The Netherlands","Dept. of Neuroscience, Erasmus Medical Center, Rotterdam, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Erasmus Medical Center,Dept. of Neuroscience,Rotterdam,The Netherlands","institution_ids":["https://openalex.org/I2801952686"]},{"raw_affiliation_string":"Dept. of Neuroscience, Erasmus Medical Center, Rotterdam, The Netherlands","institution_ids":["https://openalex.org/I2801952686"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5061035642"],"corresponding_institution_ids":["https://openalex.org/I145372079"],"apc_list":null,"apc_paid":null,"fwci":1.1054,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.78723961,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8836452960968018},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7815746068954468},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7657608985900879},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.679720401763916},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.623142659664154},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.572582483291626},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.5090705752372742},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4494006633758545},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.44395095109939575},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42032700777053833},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.41937950253486633},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15214797854423523},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09223923087120056},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07692894339561462}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8836452960968018},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7815746068954468},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7657608985900879},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.679720401763916},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.623142659664154},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.572582483291626},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.5090705752372742},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4494006633758545},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.44395095109939575},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42032700777053833},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.41937950253486633},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15214797854423523},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09223923087120056},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07692894339561462},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/sbcci55532.2022.9893238","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci55532.2022.9893238","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.eur.nl:openaire_cris_publications/c667ed06-4378-443c-9c61-0eb85eac9172","is_oa":false,"landing_page_url":"https://pure.eur.nl/en/publications/c667ed06-4378-443c-9c61-0eb85eac9172","pdf_url":null,"source":{"id":"https://openalex.org/S4306401266","display_name":"EUR Research Repository (Erasmus University Rotterdam)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I913958620","host_organization_name":"Erasmus University Rotterdam","host_organization_lineage":["https://openalex.org/I913958620"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Salazar-Garcia, C, Chacon-Rodriguez, A, Rfmolo-Donadfo, R, Garcia-Ramirez, R, Solorzano-Pacheco, D, Gonzalez-Gomez, J & Strydis, C 2022, 'A custom interconnection multi-FPGA framework for distributed processing applications', SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI). https://doi.org/10.1109/SBCCI55532.2022.9893238","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1657758014","https://openalex.org/W2092736553","https://openalex.org/W2114691690","https://openalex.org/W2559305746","https://openalex.org/W2803986768","https://openalex.org/W2901123440","https://openalex.org/W3158939455","https://openalex.org/W4239385313"],"related_works":["https://openalex.org/W2579943230","https://openalex.org/W2084238511","https://openalex.org/W3158939455","https://openalex.org/W2400714260","https://openalex.org/W2170796588","https://openalex.org/W4297990460","https://openalex.org/W2011469574","https://openalex.org/W2158605158","https://openalex.org/W2064530646","https://openalex.org/W3015794818"],"abstract_inverted_index":{"The":[0],"development":[1],"of":[2,54,61,66,77,91,96,111,118],"multi-FPGA":[3,23,51,147],"systems":[4],"focused":[5],"on":[6],"high-performance":[7],"computing":[8],"requires":[9],"high-speed":[10],"channels,":[11],"low":[12],"bandwidth":[13,76],"overhead":[14],"and":[15],"latency.":[16],"In":[17],"this":[18],"paper,":[19],"we":[20,48],"propose":[21],"a":[22,50,63,89,108,115,140],"interconnection":[24,86,125],"framework":[25,87],"aimed":[26],"at":[27],"distributed":[28,40,68,144],"processing":[29,38,145],"applications.":[30],"Our":[31],"solution":[32],"allows":[33],"efficient":[34],"communication":[35],"between":[36],"different":[37],"elements":[39],"among":[41],"the":[42,85,97,101,122,131,137],"FPGAs.":[43,134],"To":[44],"evaluate":[45],"our":[46,70],"proposal,":[47],"built":[49],"system":[52],"composed":[53],"five":[55],"Zynq":[56],"ZC706":[57],"FPGA":[58,83],"boards":[59],"capable":[60],"hosting":[62],"diverse":[64],"number":[65],"coprocessors":[67],"over":[69],"custom":[71],"network.":[72],"With":[73],"an":[74],"aggregate":[75],"up":[78],"to":[79,130],"25":[80],"Gbps":[81],"per":[82],"board,":[84],"reaches":[88],"latency":[90],"only":[92],"200.36":[93],"ns,":[94],"one":[95],"lowest":[98],"reported":[99],"in":[100,146],"lElectronics":[102],"Engineering,":[103],"iterature.":[104],"Experimental":[105],"results":[106],"show":[107],"computational":[109],"efficiency":[110],"97.25":[112],"%":[113],"with":[114],"sustained":[116],"throughput":[117],"21.4":[119],"GFLOPS.":[120],"Furthermore,":[121],"proposed":[123],"network":[124],"architecture":[126],"is":[127],"easily":[128],"portable":[129],"latest":[132],"generation":[133],"This":[135],"makes":[136],"current":[138],"proposal":[139],"competitive":[141],"option":[142],"for":[143],"systems.":[148]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}