{"id":"https://openalex.org/W2901182317","doi":"https://doi.org/10.1109/sbcci.2018.8533263","title":"Testable Error Detection Logic Design Applied to an Asynchronous Timing Resilient Template","display_name":"Testable Error Detection Logic Design Applied to an Asynchronous Timing Resilient Template","publication_year":2018,"publication_date":"2018-08-01","ids":{"openalex":"https://openalex.org/W2901182317","doi":"https://doi.org/10.1109/sbcci.2018.8533263","mag":"2901182317"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2018.8533263","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2018.8533263","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007948704","display_name":"Felipe A. Kuentzer","orcid":"https://orcid.org/0000-0003-3177-372X"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Felipe A. Kuentzer","raw_affiliation_strings":["Faculty of Informatics, PUCRS University"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics, PUCRS University","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038825894","display_name":"Leonardo Rezende Juracy","orcid":"https://orcid.org/0000-0003-1445-7610"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leonardo R. Juracy","raw_affiliation_strings":["Faculty of Informatics, PUCRS University"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics, PUCRS University","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101963901","display_name":"Matheus T. Moreira","orcid":"https://orcid.org/0000-0001-5030-9215"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Matheus T. Moreira","raw_affiliation_strings":["Chronos Tech, Research and Development"],"affiliations":[{"raw_affiliation_string":"Chronos Tech, Research and Development","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012146188","display_name":"Alexandre M. Amory","orcid":"https://orcid.org/0000-0001-8432-3162"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Alexandre M. Amory","raw_affiliation_strings":["Faculty of Informatics, PUCRS University"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics, PUCRS University","institution_ids":["https://openalex.org/I45643870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5007948704"],"corresponding_institution_ids":["https://openalex.org/I45643870"],"apc_list":null,"apc_paid":null,"fwci":0.2575,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58372692,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7080931067466736},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.667983889579773},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6286358833312988},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5817465782165527},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5739473104476929},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.5563993453979492},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5059840083122253},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4890936017036438},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4642307162284851},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4626975655555725},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.44998878240585327},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.44909510016441345},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44433730840682983},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.44345638155937195},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.441305935382843},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.400839626789093},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3948764204978943},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34222644567489624},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2552626132965088},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19014796614646912},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16638511419296265},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10217374563217163},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09315371513366699}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7080931067466736},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.667983889579773},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6286358833312988},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5817465782165527},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5739473104476929},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.5563993453979492},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5059840083122253},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4890936017036438},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4642307162284851},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4626975655555725},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.44998878240585327},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44909510016441345},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44433730840682983},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.44345638155937195},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.441305935382843},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.400839626789093},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3948764204978943},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34222644567489624},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2552626132965088},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19014796614646912},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16638511419296265},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10217374563217163},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09315371513366699},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2018.8533263","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2018.8533263","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5400000214576721,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1486202357","https://openalex.org/W1527084955","https://openalex.org/W1542879788","https://openalex.org/W1546526482","https://openalex.org/W1561610864","https://openalex.org/W1983182592","https://openalex.org/W2008005413","https://openalex.org/W2025340565","https://openalex.org/W2033045135","https://openalex.org/W2071289751","https://openalex.org/W2082597509","https://openalex.org/W2095351656","https://openalex.org/W2104677471","https://openalex.org/W2104938294","https://openalex.org/W2115081151","https://openalex.org/W2147504603","https://openalex.org/W2151802820","https://openalex.org/W2156667996","https://openalex.org/W2323283202","https://openalex.org/W2425628794","https://openalex.org/W2480822929","https://openalex.org/W2491977189","https://openalex.org/W2529177493","https://openalex.org/W4236432903"],"related_works":["https://openalex.org/W2358223609","https://openalex.org/W2157191248","https://openalex.org/W2107525390","https://openalex.org/W1589327193","https://openalex.org/W1679970298","https://openalex.org/W2168652618","https://openalex.org/W2127247647","https://openalex.org/W1592424226","https://openalex.org/W2090956884","https://openalex.org/W2166402441"],"abstract_inverted_index":{"Resilient":[0],"circuits":[1],"are":[2,82,114],"becoming":[3],"a":[4,67,85,90],"popular":[5],"alternative":[6],"to":[7,27,39,51,122],"cope":[8],"with":[9,46,116,125],"process,":[10],"voltage,":[11],"and":[12,29,74,79],"temperature":[13],"variability":[14],"under":[15],"ultra-deep-submicron":[16],"technology.":[17],"Timing":[18],"resilient":[19,86],"architectures":[20],"rely":[21],"on":[22,84],"error":[23],"detection":[24],"logic":[25],"(EDL)":[26],"detect":[28],"recover":[30],"from":[31],"timing":[32],"violations.":[33],"Different":[34],"EDLs":[35],"have":[36],"been":[37],"proposed":[38,98],"either":[40],"reduce":[41,52],"the":[42,47,97,108,112,123,126],"area":[43,80,118],"overheads":[44],"associated":[45],"additional":[48],"circuitry":[49],"or":[50],"recovery":[53],"time,":[54],"but":[55],"most":[56],"of":[57,88,107,111],"them":[58],"do":[59],"not":[60],"account":[61],"for":[62,72],"testability.":[63],"This":[64],"paper":[65],"proposes":[66],"testable":[68,99],"EDL":[69,100,128],"(TEDL)":[70],"architecture":[71],"manufacturing":[73],"field":[75],"testing.":[76],"Fault":[77],"coverage":[78],"overhead":[81,119],"illustrated":[83],"implementation":[87],"Plasma,":[89],"3-stage":[91],"OpenCore":[92],"MIPS":[93],"CPU,":[94],"which":[95],"contains":[96],"circuitry.":[101],"The":[102],"results":[103],"show":[104],"that":[105],"100%":[106],"stuck-at":[109],"faults":[110],"TEDL":[113],"detectable":[115],"4.61%":[117],"when":[120],"compared":[121],"Plasma":[124],"original":[127],"design.":[129]},"counts_by_year":[{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}