{"id":"https://openalex.org/W2901120452","doi":"https://doi.org/10.1109/sbcci.2018.8533262","title":"Low-Power and High-Throughput Architecture for 3D-HEVC Depth Modeling Mode 4","display_name":"Low-Power and High-Throughput Architecture for 3D-HEVC Depth Modeling Mode 4","publication_year":2018,"publication_date":"2018-08-01","ids":{"openalex":"https://openalex.org/W2901120452","doi":"https://doi.org/10.1109/sbcci.2018.8533262","mag":"2901120452"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2018.8533262","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2018.8533262","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052542561","display_name":"Mariana Ucker","orcid":"https://orcid.org/0000-0001-6915-2764"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Mariana Ucker","raw_affiliation_strings":["Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034889625","display_name":"Vladimir Afonso","orcid":"https://orcid.org/0000-0002-5761-4121"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vladimir Afonso","raw_affiliation_strings":["Graduate Program on Microelectronics (PGMicro), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Graduate Program on Microelectronics (PGMicro), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038659539","display_name":"Luan Audibert","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luan Audibert","raw_affiliation_strings":["Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043190662","display_name":"Altamiro Susin","orcid":"https://orcid.org/0000-0001-7034-5336"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Altamiro Susin","raw_affiliation_strings":["Graduate Program on Microelectronics (PGMicro), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Graduate Program on Microelectronics (PGMicro), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057414253","display_name":"Bruno Zatt","orcid":"https://orcid.org/0000-0002-8045-957X"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Bruno Zatt","raw_affiliation_strings":["Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081630912","display_name":"Marcelo Porto","orcid":"https://orcid.org/0000-0003-3827-3023"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marcelo Porto","raw_affiliation_strings":["Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070735330","display_name":"Luciano Agostini","orcid":"https://orcid.org/0000-0002-3421-5830"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luciano Agostini","raw_affiliation_strings":["Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5052542561"],"corresponding_institution_ids":["https://openalex.org/I169248161"],"apc_list":null,"apc_paid":null,"fwci":0.3134,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.63132134,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11105","display_name":"Advanced Image Processing Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.8265671730041504},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8144567012786865},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8017200231552124},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7971737384796143},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5857776999473572},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5436110496520996},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.5229645371437073},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4783998429775238},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4585857093334198},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4339737296104431},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16233837604522705}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.8265671730041504},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8144567012786865},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8017200231552124},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7971737384796143},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5857776999473572},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5436110496520996},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.5229645371437073},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4783998429775238},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4585857093334198},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4339737296104431},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16233837604522705},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2018.8533262","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2018.8533262","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8500000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1988744592","https://openalex.org/W2065543243","https://openalex.org/W2082925242","https://openalex.org/W2249309460","https://openalex.org/W2440293345","https://openalex.org/W2561437105","https://openalex.org/W6666879158","https://openalex.org/W6730671630"],"related_works":["https://openalex.org/W1509155667","https://openalex.org/W2518118925","https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W2031155269","https://openalex.org/W2984236338","https://openalex.org/W3208151864","https://openalex.org/W1564576805","https://openalex.org/W4254372399","https://openalex.org/W1974740638"],"abstract_inverted_index":{"The":[0,20,115,136],"3D-High":[1],"Efficiency":[2,12],"Video":[3,13],"Coding":[4,14],"(3D-HEVC)":[5],"is":[6,49,83],"an":[7,121],"extension":[8,24],"of":[9,22,45,57,85,160],"the":[10,42,55,74,86,104,126,132,143,170],"High":[11],"(HEVC)":[15],"standard":[16],"targeting":[17,103,111],"3D-video":[18],"encoding.":[19],"use":[21],"this":[23,101,107],"leads":[25],"to":[26,36,156],"a":[27],"significant":[28],"computational-effort":[29],"increase":[30],"since":[31],"new":[32],"tools":[33],"are":[34,68],"introduced":[35,88],"efficiently":[37],"encode":[38],"3D":[39],"videos.":[40],"Therefore,":[41],"real-time":[43],"processing":[44,179],"3D-videos":[46,149,163],"using":[47],"3D-HEVC":[48],"highly":[50],"challenging,":[51],"and":[52,93,98,106,113,125,138,178],"it":[53],"requires":[54],"development":[56],"efficient":[58],"hardware":[59],"solutions,":[60],"mainly":[61],"when":[62],"mobile":[63],"devices":[64],"with":[65],"energy":[66],"constraints":[67],"considered.":[69],"This":[70],"paper":[71,102],"focuses":[72],"on":[73,120,131],"Depth":[75],"Modeling":[76],"Mode":[77],"4":[78],"(DMM4)":[79],"encoding":[80],"mode":[81],"which":[82],"one":[84],"novelties":[87],"by":[89],"3D-HEVC.":[90],"A":[91],"low-power":[92],"high-throughput":[94],"architecture":[95,108,144],"was":[96,109,118,129],"designed":[97],"presented":[99],"in":[100,173],"DMM4,":[105],"synthesized":[110],"FPGA":[112,116,137],"ASIC.":[114],"synthesis":[117,128],"focused":[119,130],"Altera":[122],"Stratix":[123],"V,":[124],"ASIC":[127,139],"45nm":[133],"Nangate":[134],"technology.":[135],"results":[140],"showed":[141],"that":[142],"can":[145],"process":[146,157],"UHD":[147],"2160p":[148],"(two":[150],"views)":[151],"at":[152,164],"60":[153],"fps":[154],"or":[155],"five":[158],"views":[159],"HD":[161],"1080p":[162],"30":[165],"frames":[166],"per":[167],"second,":[168],"surpassing":[169],"related":[171],"works":[172],"area":[174],"usage,":[175],"power":[176],"dissipation,":[177],"rate.":[180]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}