{"id":"https://openalex.org/W2901602760","doi":"https://doi.org/10.1109/sbcci.2018.8533260","title":"Hybrid Memory Cube in Embedded Systems","display_name":"Hybrid Memory Cube in Embedded Systems","publication_year":2018,"publication_date":"2018-08-01","ids":{"openalex":"https://openalex.org/W2901602760","doi":"https://doi.org/10.1109/sbcci.2018.8533260","mag":"2901602760"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2018.8533260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2018.8533260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089960617","display_name":"Carlos Michel Betemps","orcid":null},"institutions":[{"id":"https://openalex.org/I72872986","display_name":"Universidade Federal do Pampa","ror":"https://ror.org/003qt4p19","country_code":"BR","type":"education","lineage":["https://openalex.org/I72872986"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Carlos Michel Betemps","raw_affiliation_strings":["Federal University of Pampa (UNIPAMPA), Bag\u00e9, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Pampa (UNIPAMPA), Bag\u00e9, RS, Brazil","institution_ids":["https://openalex.org/I72872986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026679437","display_name":"Maur\u0131\u0301cio L. Pilla","orcid":"https://orcid.org/0000-0003-2382-2755"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Mauricio Lima Pilla","raw_affiliation_strings":["Postgraduate Program in Computing (PPGC), Federal University of Pelotas (UFPel), Pelotas, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Postgraduate Program in Computing (PPGC), Federal University of Pelotas (UFPel), Pelotas, RS, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057414253","display_name":"Bruno Zatt","orcid":"https://orcid.org/0000-0002-8045-957X"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Bruno Zatt","raw_affiliation_strings":["Postgraduate Program in Computing (PPGC), Federal University of Pelotas (UFPel), Pelotas, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Postgraduate Program in Computing (PPGC), Federal University of Pelotas (UFPel), Pelotas, RS, Brazil","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5089960617"],"corresponding_institution_ids":["https://openalex.org/I72872986"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15094109,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"38","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8225076198577881},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5965641736984253},{"id":"https://openalex.org/keywords/calculator","display_name":"Calculator","score":0.5693354606628418},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5324094891548157},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5254230499267578},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.5070056915283203},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5047675371170044},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4905192255973816},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.48774534463882446},{"id":"https://openalex.org/keywords/cube","display_name":"Cube (algebra)","score":0.4682981073856354},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.43799182772636414},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4337376356124878},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4323524236679077},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.43125972151756287},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3894767165184021},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3870634436607361},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35800471901893616},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23602494597434998},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1743355691432953},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.17323780059814453},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08436828851699829}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8225076198577881},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5965641736984253},{"id":"https://openalex.org/C2776836400","wikidata":"https://www.wikidata.org/wiki/Q31087","display_name":"Calculator","level":2,"score":0.5693354606628418},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5324094891548157},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5254230499267578},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.5070056915283203},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5047675371170044},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4905192255973816},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.48774534463882446},{"id":"https://openalex.org/C53051483","wikidata":"https://www.wikidata.org/wiki/Q861555","display_name":"Cube (algebra)","level":2,"score":0.4682981073856354},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.43799182772636414},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4337376356124878},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4323524236679077},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.43125972151756287},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3894767165184021},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3870634436607361},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35800471901893616},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23602494597434998},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1743355691432953},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.17323780059814453},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08436828851699829},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2018.8533260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2018.8533260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1493249179","https://openalex.org/W1555915743","https://openalex.org/W1613480926","https://openalex.org/W1686420892","https://openalex.org/W1981220134","https://openalex.org/W2022510519","https://openalex.org/W2034177439","https://openalex.org/W2042948586","https://openalex.org/W2093524602","https://openalex.org/W2095076490","https://openalex.org/W2124628131","https://openalex.org/W2147657366","https://openalex.org/W2150073849","https://openalex.org/W2150809955","https://openalex.org/W2272558892","https://openalex.org/W2311298740","https://openalex.org/W2345464803","https://openalex.org/W2516430887","https://openalex.org/W2622164283","https://openalex.org/W2725179571","https://openalex.org/W3102618228","https://openalex.org/W4230156582","https://openalex.org/W4232751114","https://openalex.org/W6658985956","https://openalex.org/W6682236573"],"related_works":["https://openalex.org/W2005412429","https://openalex.org/W4389476357","https://openalex.org/W2021535927","https://openalex.org/W1591576069","https://openalex.org/W2106132052","https://openalex.org/W2612798083","https://openalex.org/W1975698617","https://openalex.org/W4281569059","https://openalex.org/W2140286994","https://openalex.org/W2079019992"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"evaluation":[4],"of":[5,23,48,59],"the":[6,13,56,110,114],"Hybrid":[7],"Memory":[8],"Cube":[9],"(HMC)":[10],"usage":[11],"in":[12,53,72,96],"Embedded":[14],"Systems":[15],"(ES)":[16],"context.":[17],"HMC":[18,62,92,129,148],"can":[19],"provide":[20],"less":[21],"use":[22],"energy":[24,132],"and":[25,35,50,80,87,99,121,134,144,153],"physical":[26],"area":[27,81],"-":[28,34],"primary":[29],"design":[30],"goals":[31],"for":[32,147],"ES":[33],"despite":[36],"satisfying":[37],"tight":[38],"performance":[39],"requirements.":[40],"Our":[41],"experiments'":[42],"settings":[43,149],"have":[44],"used":[45,66],"modest":[46],"configurations":[47],"L1":[49],"L2":[51,111],"caches":[52],"conjunction":[54],"with":[55],"main":[57],"memory":[58,93,106,115],"LPDDR3":[60,157],"or":[61],"types.":[63],"gem5":[64],"was":[65],"to":[67,139],"simulate":[68],"four":[69],"MiBench":[70],"applications":[71],"a":[73,88],"4-CPU":[74],"architecture.":[75],"Estimations":[76],"about":[77],"time,":[78],"energy,":[79],"were":[82,150],"made":[83],"using":[84],"CasHMC,":[85],"CACTI,":[86],"power":[89],"calculator.":[90],"The":[91],"allows":[94],"improvements":[95],"execution":[97],"time":[98],"consumed":[100],"energy.":[101],"In":[102,141],"some":[103],"situations,":[104],"this":[105],"type":[107],"permits":[108],"removing":[109],"cache":[112],"from":[113],"hierarchy.":[116],"EDP":[117,143],"(Energy":[118],"Delay":[119],"Product)":[120,125],"EDAP":[122,145],"(Energy-Delay":[123],"Area":[124],"metrics":[126],"show":[127],"that":[128],"provides":[130],"both":[131],"efficiency":[133],"improved":[135],"density":[136],"when":[137],"compared":[138],"LPDDR3.":[140],"average,":[142],"values":[146],"nearly":[151],"85%":[152],"92%":[154],"lower":[155],"than":[156],"ones,":[158],"respectively.":[159]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}